

February 1993

### **Features**

- Cutoff Frequency Selectable in 64 Steps Via Six-Bit
- Control Word
- Cutoff Frequency (fc) Range of 10Hz to 20kHz,
- 40Hz to 20kHz Via 3.58MHz TV Crystal
- Seventh Order Elliptical Filter
- Passband Ripple: 0.1dB
- Stopband Attenuation: 51dB for f<.77 f<sub>C</sub>
- Clock Tunable Cutoff Frequency Continuously Variable Via External Clock (Crystal, Resonator, or TTL/CMOS Clock)
- Uncommitted Input and Output Op Amps for Anti-Aliasing and Smoothing Functions
- Low Power CMOS Technology

# Typical Applications for the \$3528B and \$3529B Programmable Filters

#### **Telecommunications**


- PBX & Trunk Line Status Monitoring
- Automatic Answering/Forwarding/Billing Systems
- Adaptive Filtering

#### **Remote Control**

- Alarm Systems
- Heating Systems
- Acoustic Controllers

#### Test Equipment/Instrumentation

- Spectrum Analyzers
- Computer Controlled Analog Circuit Testers
- Medical Telemetry Filtering
- ECG Signal Filtering
- Automotive Command Selection and Filtering





## **Programmable High Pass Filter**

### **General Description**

The S3529B's CMOS design using switched-capacitor techniques allows easy programming of the filter's cutoff frequency ( $f_{\rm C}$ ) in 64 steps via a six-bit control word. For dynamic control of cutoff frequencies, the S3529B can operate as a peripheral to a microprocessor system with the code for the cutoff frequency being latched in from the

data bus. When used with the companion low pass filter, the S3528B, a bandpass filter with a variable center frequency is obtained. For special applications the S3529B's internal ROM can be customized to accommodate a specific set of cutoff frequencies from a choice of 2,048 possibilities.

### **Absolute Maximum Ratings**

Supply Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	+ 15.0V
Operating Temperature	0°C to + 70°C
Storage Temperature	= 65°C to + 150°C
Input Voltage, All Pins	V <sub>22</sub> = 0.3V < V <sub>10</sub> < ± 0.3V

# **D.C. Electrical Operating Characteristics:** $T_A = 0$ °C to + 70°C, $(V_{DD} - V_{SS}) = 10$ V unless otherwise specified

Symbol	Parameter/Conditions	Min.	Тур.	Max.	Units
$V_{\mathrm{DD}}$	Positive Supply (Ref. to V <sub>SS</sub> )	9.0	10	13.5	V
PD	Power Dissipation @10V @13.5V		60 135	110 225	mW mW
R <sub>IN</sub>	Input Resistance (Pins 1-4, 7, 12, 14, 16-18)	8			MΩ
CIN	Input Capacitance (Pins 1-4, 7, 12, 14, 16-18)			15.0	pF

# **Digital Electrical Parameters:** $V_{DD} = +5V \pm 10\%$ , $V_{SS} = -5V \pm 10\%$ , $T_A = 0^{\circ}C$ to $+70^{\circ}C$ unless otherwise specified

Symbol	Parameter/Conditions	Min.	Тур.	Max.	Units
V <sub>IH</sub>	Input High Voltage	2.0	1	$V_{DD}$	V
$V_{IL}$	Input Low Voltage	V <sub>SS</sub>		0.8	V
I <sub>N</sub>	Input Leakage Current ( $V_{IN} = 0$ to 4VDC)			10	μADC
CiN	Input Capacitance			15	pF

### **Digital Timing Characteristics**

Symbol	Parameter/Conditions	Min.	Тур.	Max.	Units
t <sub>CE</sub>	Chip Enable Pulse Width	200	300		ns
t <sub>AS</sub>	Address Setup Time		300		ns
t <sub>AH</sub>	Address Hold Time		20		ns
fosc	Crystal Oscillator Frequency <sup>(1)</sup>		3.58		MHz
t <sub>SET</sub>	Settling Time From CE to Stable $f_C(f_C = 3200)^{(2)}$		6		ms

#### Notes

1. The tables are based on the common 3.58MHz color burst TV crystal.

<sup>2</sup>· 
$$t_{SET} = \frac{10}{f_c}$$
 + 3msec



February 1993

## **General Analog Signal Parameters:** $(V_{DD}-V_{SS})=10V$ , $T_A=0$ °C to +70°C, $f_{OSC}=3.58MHz$

Symbol	Parameter/Conditions	Min.	Тур.	Max.	Units
A <sub>F</sub>	Pass Band Gain at 2.2 f <sub>C</sub>	- 0.5	0	0.5	dB
V <sub>MAX</sub>	Reference Level Point (0dBm0)		1.5		VRMS
V <sub>FS</sub>	Maximum Input Signal Level (+ 3dBm0)		2.1		VRMS
R <sub>L</sub>	Load Resistance (FLT <sub>OUT</sub> , Pin 9)	10			kΩ
RL	Load Resistance (BUF <sub>OUT</sub> , Pin 6)	600			Ω
V <sub>OUT</sub>	Output Signal Level into R <sub>L</sub> for FLT <sub>OUT</sub> , BUF <sub>OUT</sub>	2.0	2.1		VRMS
T <sub>HD</sub>	Total Harmonic Distortion: Input code 22, Frequency = 2kHz; Bandlimited to f <sub>Clk/2</sub>		.15		%
WBN	Wideband Noise: Input code 22, Bandlimited to 15kHz		.25		mVRMS
V <sub>os</sub>	Buffer Output (Pin 6) Offset Voltage		±10		mV
V <sub>OES</sub>	Filter Output (Pin 9) Offset Voltage		±80		mV

# Filter Performance Specifications: High Pass Filter Characteristics ( $f_{OSC} = 3.58MHz$ ) ( $V_{DD} - V_{SS}$ ) = 10V, $T_A = 0$ °C to +70°C

Symbol	Parameter/C	Min.	Тур.	Max.	Units		
	Passband ripple (Ref. 2.2 f <sub>C</sub> ) f <sub>C</sub> ≤f<7f <sub>C</sub>				±0.05	0.5	dB
Filter Resp	onse: f <sub>C</sub> = 1005Hz						
		(f <sub>C</sub> )	1005Hz	-0.5	±0.1	0.5	dB
		(0.96 f <sub>C</sub> )	960	-5	-3.0	<b>–</b> 1	db
		(0.768 f <sub>C</sub> )	772		- 53	<b>-43</b>	db
		(.754 f <sub>C</sub> )	758		-85	<b>-43</b>	db
		(.614 f <sub>C</sub> )	617		-70	<b>-43</b>	db
	Stopband	f<.768 f <sub>C</sub>			<-53		db
DR	Dynamic Range (V <sub>ES</sub> to WBN)				78		dB

## **Pin Description**

Pin Name	Pin#	Function
V <sub>DD</sub>	8	Positive supply voltage pin. Normally + 5 volts ±10%.
V <sub>SS</sub>	5	Negative supply voltage pin. Normally $-5$ volts $\pm 10\%$ .
A <sub>GND</sub>	11	Analog ground reference point for analog input signals. Normally connected to ground.
D <sub>GND</sub>	13	Digital ground reference point for digital input signals. Normally connected to ground.
D <sub>0</sub>	3 \	The input bus to allow selection of the desired cutoff frequency. The value of the word presented to these pins
$\tilde{D_1}$	2	selects the cutoff frequency. It is latched in on the rising edge of $\overline{\text{CE}}$ . These are high impedance CMOS inputs
$D_2$	1 (	and can be bridged directly across a microprocessor data bus.
$D_3$	18 (	
$D_4$	17	
D <sub>5</sub>	l 16 /	




## **Programmable High Pass Filter**

## Pin Description: (continued)

Pin Name	Pin#	Function
ĈĒ	4	$\overline{\text{Chip Enable}}$ : This pin has 3 states. When $\overline{\text{CE}}$ is at $V_{DD}$ the data in the latch is presented to the ROM and the inputs have no effect. When $\overline{\text{CE}}$ is at ground the data presented on the inputs is read into the latch but the previous data is still in the ROM. Returning $\overline{\text{CE}}$ to $V_{DD}$ presents the new data to the ROM and $f_{\text{cutoff}}$ changes. When $\overline{\text{CE}}$ is at $V_{SS}$ the inputs go directly to the ROM, changing $f_{\text{cutoff}}$ immediately. The configuration for a fixed filter is: $\overline{\text{CE}}$ at $V_{SS}$ and the $D_0$ through $D_5$ are tied to $V_{DD}$ or $V_{SS}/D_{GND}$ depending on the desired $f_{\text{cutoff}}$ .
OSC <sub>i</sub>	14	Oscillator In and Oscillator Out. Placing a crystal and a 10MΩ resistor across these pins creates the time base
$OSC_0$	15	oscillator. An inexpensive choice is to use the 3.58MHz TV crystal.
SIG <sub>IN</sub>	12	Signal Input. This is the inverting input of the input op amp. The non-inverting input is internally connected to Analog Ground.
FB	10	Feedback. This is the feedback point for the input op amp. The feedback resistor should be $\geq 10 \text{k}\Omega$ for proper operation.
FLT <sub>OUT</sub>	9	The high impedance output of the high pass filter. Load should be 10KΩ.
BUF <sub>IN</sub>	7	The inverting input of the buffer amplifier.
BUF <sub>OUT</sub>	6	The buffer amplifier output to drive low impedance loads. Load should be ≥600Ω.

### **Example of Circuit Connection for S3529B**






February 1993

Table 1. Standard Frequency Table: Programmable Filter S3529B, f<sub>clock</sub> = 3.58MHz

oice Band Input D <sub>5</sub> -D <sub>0</sub> (HEX)	Divider Ratio	f <sub>e</sub> Actual (Hz)	Additional Points Input Code D <sub>5</sub> -D <sub>0</sub> (HEX)	Divider Ratio	f <sub>c</sub> Actual (Hz)
00	2048	40	0A	188	433
01	895	91	OB	358	227
02	447	182	OC OC	90	904
03	298	273	OD	87	935
04	224	363	0E	85	957
05	179	455	0F	78	1043
06	149	546	1A	61	1334
07	128	635	1B	58	1402
80	112	726	1C	52	1565
09	99	822	1D	46	1768
10	89	914	1E	44	1849
11	81	1005	1F	40	2034
12	74	1099	2A	38	2136
13	69	1179	2B	35	2325
14	64	1271	2C	22	3697
15	60	1355	2D	20	4067
16	56	1453	2E	18	4519
17	53	1535	2F	16	5085
18	50	1627	35	15	5423
19	47	1731	<b>l</b> 38	14	5811
20	45	1808	] 3A	12	6779
21	43	1892	3B	10	8135
22	41	1985	I 3C	9	9039
23	39	2086	<b>l</b> 3D	6	13559
24	37	2198	<b>J</b> 3E	5 4	16270
25	36	2260	3F	4	20338
26	34	2392	<b> </b>		
27	33	2465	<b>!</b>		
28	32	2543	1		
29	31	2625	1		
30	30	2712	$f_{CUTOFF} = \frac{f_{Clock}}{44 \cdot Div}$		
31	29	2805	10010FF 44 (Div	ider Ratio)	
32	28	2905	1		
33	27	3013			
34	26 25	3129	1		
36	25	3254			
37	24	3389			
39	23	3537			


### **Alternate Clock Configurations**


If 3.58MHz is already available in the system it can be applied directly as a logic level to the OSC<sub>IN</sub> (pin 14). (Max. zero  $\sim\!30\%$  V<sub>DD</sub>, min. one  $\sim\!70\%$  V<sub>SS</sub>). Waveforms not satisfying these logic levels can be capacitively coupled to OSC<sub>IN</sub> as long as the 10M $\Omega$  feedback resistor is installed as shown in Figure 3.







## **Programmable High Pass Filter**













February 1993





### **Applications Information**

The S3529B High Pass Filter has a very sharp 50dB drop off at  $f_C$ . The Passband Ripple is less than 0.5dB. Note that unlike passive element filter, attenuation increases for sampled-data filters at the higher frequencies due to the sample and hold effect. ( $f_{CLOCK} = 44xf_{CUTOFF}$ ).

The S3529B High Pass Filter and the S3528B Low Pass Filter can be used together to make either Band Pass or Band Reject filters. The control code selection determines the bandwidth of the resulting filter.



### **Programmable High Pass Filter**

Figure 10. Bandpass Application: General Case Configuration


SIG IN


DIGITAL LODGE

DIGITAL LOGGE CODE

Note:


- $\boldsymbol{-}$  Anti-aliasing and smoothing filters on both chips A1, A2, S1, S2
- Lowpass after highpass to remove higher harmonics, unless cosine input filter of lowpass needed to clean noisy input signal
- For wider band width two different oscillators can be used.
- If filter clock (fclock) for lowpass is an integer multiple of the fclock for highpass, then S1 and A2 may be removed without causing beat frequencies.








February 1993



Note that critical sampling avoids aliasing, but in the above example no real life filter can separate the message from the image. One must oversample in real life.



### **Applications Information**

### **Anti-Aliasing**

fs = sampling frequency

fm = frequency bandwidth of message

In planning an application the fundamentals of sampling devices must be considered.

- Make certain the harmonic image does not fold into the desired pass band. i.e, Oversample.
- Bandlimit the input so that the input frequencies, noise, and tails will not come too close to the clock and be folded back into the pass band.
- Bandlimit the output so that the image is sufficiently attenuated and the switched capacitor output is smoothed. i.e., kill the higher order terms in the Fourier Series.
- For dynamic operation check for aliasing at each cutoff frequency.