


# N-CHANNEL ENHANCEMENT MODE VERTICAL DMOS FET

## ZVNL535A

ISSUE 2 – MARCH 94

### FEATURES

- \* 350 Volt  $V_{DS}$
- \*  $R_{DS(on)}=40\Omega$



E-Line  
TO92 Compatible

### ABSOLUTE MAXIMUM RATINGS.

PARAMETER	SYMBOL	VALUE	UNIT
Drain-Source Voltage	$V_{DS}$	350	V
Continuous Drain Current at $T_{amb}=25^{\circ}C$	$I_D$	90	mA
Pulsed Drain Current	$I_{DM}$	800	mA
Gate Source Voltage	$V_{GS}$	$\pm 20$	V
Power Dissipation at $T_{amb}=25^{\circ}C$	$P_{tot}$	700	mW
Operating and Storage Temperature Range	$T_j:T_{stg}$	-55 to +150	$^{\circ}C$

### ELECTRICAL CHARACTERISTICS (at $T_{amb} = 25^{\circ}C$ unless otherwise stated).

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	CONDITIONS.
Drain-Source Breakdown Voltage	$BV_{DSS}$	350		V	$I_D=1mA, V_{GS}=0V$
Gate-Source Threshold Voltage	$V_{GS(th)}$	0.5	1.5	V	$I_D=1mA, V_{DS}=V_{GS}$
Gate-Body Leakage	$I_{GSS}$		100	nA	$V_{GS}=\pm 20V, V_{DS}=0V$
Zero Gate Voltage Drain Current	$I_{DSS}$		50 400	$\mu A$ $\mu A$	$V_{DS}=350V, V_{GS}=0$ $V_{DS}=280V, V_{GS}=0V,$ $T=125^{\circ}C(2)$
On-State Drain Current(1)	$I_{D(on)}$	200		mA	$V_{DS}=25V, V_{GS}=5V$
Static Drain-Source On-State Resistance (1)	$R_{DS(on)}$		40 40	$\Omega$ $\Omega$	$V_{GS}=5V, I_D=100mA$ $V_{GS}=3V, I_D=50mA$
Forward Transconductance (1)(2)	$g_{fs}$	100		mS	$V_{DS}=25V, I_D=100mA$
Input Capacitance (2)	$C_{iss}$		70	pF	$V_{DS}=25V, V_{GS}=0V, f=1MHz$
Common Source Output Capacitance (2)	$C_{oss}$		10	pF	
Reverse Transfer Capacitance (2)	$C_{rss}$		4	pF	
Turn-On Delay Time (2)(3)	$t_{d(on)}$		7	ns	$V_{DD}\approx 25V, I_D=100mA$
Rise Time (2)(3)	$t_r$		7	ns	
Turn-Off Delay Time (2)(3)	$t_{d(off)}$		16	ns	
Fall Time (2)(3)	$t_f$		10	ns	