## Preliminary Technical Data

## FEATURES

## 128-position

End-to-end resistance $5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$
Ultra-Compact SC70-6 ( $2 \mathrm{~mm} \times 2.1 \mathrm{~mm}$ ) package
$I^{2} \mathrm{C}$ compatible interface
Full read/write of wiper register
Power-on preset to midscale
Single supply 2.7 V to 5.5 V
Low temperature coefficient $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Low power, $I_{D D}=3 \mu$ A Typical
Wide operating temperature $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Evaluation board available

## APPLICATIONS

Mechanical potentiometer replacement in new designs
Transducer adjustment of pressure, temperature, position, chemical, and optical sensors
RF amplifier biasing
Automotive electronics adjustment
Gain control and offset adjustment

## GENERAL OVERVIEW

The AD5247 provides a compact $2 \times 2.1 \mathrm{~mm}$ packaged solution for 128 position adjustment applications. This device performs the same electronic adjustment function as a mechanical potentiometer or a variable resistor. Available in four different end-to-end resistance values ( $5 \mathrm{k}, 10 \mathrm{k}, 50 \mathrm{k}, 100 \mathrm{k} \Omega$ ) these low temperature coefficient devices are ideal for high accuracy and stability variable resistance adjustments.

The wiper settings are controllable through the $\mathrm{I}^{2} \mathrm{C}$ compatible digital interface, which can also be used to read back the present wiper register control word. The resistance between the wiper and either end point of the fixed resistor varies linearly with respect to the digital code transferred into the RDAC latch.

Operating from a 2.7 to 5.5 volt power supply and consuming less than $3 \mu \mathrm{~A}$ allows for usage in portable battery operated applications.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## PIN CONFIGURATION



Figure 2.

Note:
The terms digital potentiometer, $V R$, and $R D A C$ are used interchangeably.

Purchase of licensed $\mathrm{I}^{2} \mathrm{C}$ components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips $I^{2} C$ Patent Rights to use these components in an $I^{2} C$ system, provided that the system conforms to the $I^{2} C$ Standard Specification as defined by Philips.

## TABLE OF CONTENTS

ESD Protection ..... 10
Terminal Voltage Operating Range ..... 10
Power-Up Sequence ..... 10
Layout and Power Supply Bypassing ..... 10
Pin Configuration and Function Descriptions. ..... 11
Pin Configuration ..... 11
Pin Function Descriptions ..... 11
Outline Dimensions ..... 12
Ordering Guide ..... 12
ESD Caution ..... 12

## REVISION HISTORY

Revision 0: Initial Version

## Preliminary Technical Data

## ELECTRICAL CHARACTERISTICS— $5 \mathrm{k} \Omega$ VERSION

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, or $3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=+\mathrm{V}_{\mathrm{DD}} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$; unless otherwise noted.)
Table 1.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance ${ }^{3}$ <br> Resistance Temperature Coefficient Wiper Resistance | R-DNL <br> R-INL <br> $\Delta R_{A B}$ <br> $\Delta \mathrm{R}_{A B} / \Delta \mathrm{T}$ <br> Rw | $\begin{aligned} & \text { RwB }, \mathrm{V}_{\mathrm{A}}=\text { no connect } \\ & \mathrm{Rw}_{\mathrm{w}}, \mathrm{~V}_{\mathrm{A}}=\text { no connect } \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} \text {, Wiper }=\text { no connect } \end{aligned}$ | $\begin{aligned} & -1.5 \\ & -4 \\ & -30 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.75 \\ & \\ & 45 \\ & 50 \end{aligned}$ | $\begin{aligned} & +1.5 \\ & +4 \\ & +30 \\ & \\ & 120 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \% \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \Omega \end{aligned}$ |
| DC CHARACTERISTICS—POTENTIOMETER D <br> Resolution <br> Differential Nonlinearity ${ }^{4}$ <br> Integral Nonlinearity ${ }^{4}$ <br> Voltage Divider Temperature Coefficient <br> Full-Scale Error <br> Zero-Scale Error | DE (Spec <br> N <br> DNL <br> INL <br> $\Delta \mathrm{V}_{\mathrm{W}} / \Delta \mathrm{T}$ <br> $V_{\text {wfse }}$ <br> VWzSE | ations apply to all VRs) $\begin{aligned} & \text { Code }=0 \times 40 \\ & \text { Code }=0 \times 7 \mathrm{~F} \\ & \text { Code }=0 \times 00 \end{aligned}$ | $\begin{aligned} & -1.5 \\ & -1.5 \\ & -6 \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.6 \\ & 15 \\ & -2.5 \\ & +2 \end{aligned}$ | $\begin{aligned} & 7 \\ & +1.5 \\ & +1.5 \\ & 0 \\ & +6 \\ & \hline \end{aligned}$ | Bits <br> LSB <br> LSB ppm $/{ }^{\circ} \mathrm{C}$ LSB <br> LSB |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{5}$ <br> Capacitance ${ }^{6}$ A <br> Capacitance ${ }^{6}$ W <br> Common-Mode Leakage | $V_{B, W}$ <br> $C_{A}$, <br> $C_{w}$ <br> Icm | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz} \text {, measured to GND, } \\ & \mathrm{Code}=0 \times 40 \\ & \mathrm{f}=1 \mathrm{MHz} \text {, measured to GND, } \\ & \mathrm{Code}=0 \times 40 \\ & \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} / 2 \end{aligned}$ | GND | 45 <br> 60 <br> 1 | $V_{\text {DD }}$ | V <br> pF <br> pF <br> nA |
| DIGITAL INPUTS AND OUTPUTS <br> Input Logic High <br> Input Logic Low <br> Input Logic High <br> Input Logic Low <br> Input Current <br> Input Capacitance ${ }^{6}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{HH}} \\ & \mathrm{~V}_{\mathrm{LL}} \\ & \mathrm{IIL}^{2} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & V_{D D}=3 \mathrm{~V} \\ & V_{D D}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.1 \end{aligned}$ | 5 | $\begin{aligned} & 0.8 \\ & 0.6 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \end{aligned}$ $\mathrm{pF}$ |
| POWER SUPPLIES <br> Power Supply Range <br> Supply Current <br> Power Dissipation ${ }^{7}$ <br> Power Supply Sensitivity | Vddrange lod PDISS PSS | $\begin{aligned} & \mathrm{V}_{\mathrm{H}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \Delta \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \% \\ & \mathrm{Code}=\text { Midscale } \end{aligned}$ | 2.7 | 3 $\pm 0.02$ | $\begin{aligned} & 5.5 \\ & 8 \\ & 40 \\ & \pm 0.05 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ <br> \%/\% |
| DYNAMIC CHARACTERISTICS ${ }^{6,8}$ <br> Bandwidth -3dB <br> Total Harmonic Distortion <br> Vw Settling Time <br> Resistor Noise Voltage Density | BW_5K <br> THDw <br> ts <br> $\mathrm{e}_{\mathrm{N}, \mathrm{wb}}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{AB}}=5 \mathrm{k} \Omega, \mathrm{Code}=0 \times 40 \\ & \mathrm{~V}_{\mathrm{A}}=1 \mathrm{Vrms}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{A}}=5 \mathrm{~V}, \pm 1 \mathrm{LSB} \text { error band } \\ & \mathrm{R}_{\mathrm{W} B}=2.5 \mathrm{k} \Omega, \mathrm{RS}=0 \end{aligned}$ |  | $\begin{aligned} & 1.2 \\ & 0.05 \\ & 1 \\ & 6 \end{aligned}$ |  | MHz <br> \% <br> $\mu \mathrm{s}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

## ELECTRICAL CHARACTERISTICS—10 k $\Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ VERSIONS

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, or $3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$; unless otherwise noted.)
Table 2.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance ${ }^{3}$ <br> Resistance Temperature Coefficient <br> Wiper Resistance | R-DNL <br> R-INL <br> $\Delta \mathrm{R}_{\text {AB }}$ <br> $\Delta R_{A B} / \Delta T$ <br> Rw | Rwb, $\mathrm{V}_{\mathrm{A}}=$ no connect <br> Rwb, $\mathrm{V}_{\mathrm{A}}=$ no connect $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \end{aligned}$ <br> Wiper = no connect $V_{D D}=5 \mathrm{~V}$ | $\begin{aligned} & -1 \\ & -2 \\ & -30 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.25 \\ & \\ & 45 \\ & \\ & 50 \end{aligned}$ | $\begin{aligned} & +1 \\ & +2 \\ & +30 \\ & \\ & 120 \end{aligned}$ | LSB <br> LSB <br> \% <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\Omega$ |
| DC CHARACTERISTICS—POTENTIOMETER D <br> Resolution <br> Differential Nonlinearity ${ }^{4}$ <br> Integral Nonlinearity ${ }^{4}$ <br> Voltage Divider Temperature Coefficient <br> Full-Scale Error <br> Zero-Scale Error | ODE (Spe <br> N <br> DNL <br> INL <br> $\Delta \mathrm{V}_{\mathrm{W}} / \Delta \mathrm{T}$ <br> VWFSE <br> VWZSE | tions apply to all VRs) $\begin{aligned} & \text { Code }=0 \times 40 \\ & \text { Code }=0 \times 7 \mathrm{~F} \\ & \text { Code }=0 \times 00 \end{aligned}$ | $\begin{aligned} & -1 \\ & -1 \\ & -3 \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.3 \\ & 15 \\ & -1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 8 \\ & +1 \\ & +1 \\ & \\ & 0 \\ & 3 \end{aligned}$ | Bits <br> LSB <br> LSB <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> LSB <br> LSB |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{5}$ <br> Capacitance ${ }^{6}$ A <br> Capacitance ${ }^{6}$ W <br> Common-Mode Leakage | $\mathrm{V}_{\mathrm{A}, \mathrm{W}}$ <br> $C_{A}$ <br> $C_{w}$ <br> Ісм | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=0 \times 40$ $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=0 \times 40$ $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} / 2$ | GND | $\begin{aligned} & 45 \\ & 60 \\ & 1 \end{aligned}$ | $V_{D D}$ | V <br> pF <br> pF <br> nA |
| DIGITAL INPUTS AND OUTPUTS <br> Input Logic High <br> Input Logic Low <br> Input Logic High <br> Input Logic Low <br> Input Current <br> Input Capacitance ${ }^{6}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{H}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & V_{D D}=3 \mathrm{~V} \\ & V_{D D}=3 \mathrm{~V} \\ & V_{I N}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.1 \end{aligned}$ | 5 | $\begin{aligned} & 0.8 \\ & 0.6 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| POWER SUPPLIES <br> Power Supply Range Supply Current Power Dissipation ${ }^{7}$ Power Supply Sensitivity | Vdd range <br> IDD <br> PoISS <br> PSS | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \Delta \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \\ & \text { Code }=\text { Midscale } \end{aligned}$ | 2.7 | 3 $\pm 0.02$ | $\begin{aligned} & 5.5 \\ & 8 \\ & 40 \\ & \\ & \pm 0.05 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ <br> \%/\% |
| DYNAMIC CHARACTERISTICS ${ }^{6,8}$ <br> Bandwidth -3dB <br> Total Harmonic Distortion <br> $\mathrm{V}_{\mathrm{w}}$ Settling Time (10 k $\Omega / 50 \mathrm{k} \Omega / 100 \mathrm{k} \Omega$ ) Resistor Noise Voltage Density | BW THD w <br> ts <br> en_wb | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega / 100 \mathrm{k} \Omega$, Code $=0 \times 40$ <br> $\mathrm{V}_{\mathrm{A}}=1 \mathrm{~V} \mathrm{rms}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{AB}}=$ $10 \mathrm{k} \Omega$ <br> $\mathrm{V}_{\mathrm{A}}=5 \mathrm{~V} \pm 1 \mathrm{LSB}$ error band <br> $\mathrm{R}_{\text {wв }}=5 \mathrm{k} \Omega$, RS $=0$ |  | $\begin{aligned} & 600 / 100 / 40 \\ & 0.05 \\ & 2 \\ & 9 \end{aligned}$ |  | kHz <br> \% <br> $\mu \mathrm{s}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

## Preliminary Technical Data

## TIMING CHARACTERISTICS— $5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ VERSIONS

( $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$, or $+3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$; unless otherwise noted.)
Table 3.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1^{2}$ C INTERFACE TIMING CHARACTERISTICS ${ }^{6,9}$ (Specifications Apply to All Parts) |  |  |  |  |  |  |
| SCL Clock Frequency | fscl |  |  |  | 400 | kHz |
| $\mathrm{t}_{\text {buF }}$ Bus Free Time between STOP and START | $\mathrm{t}_{1}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{thrista}^{\text {Hold Time (Repeated START) }}$ | $\mathrm{t}_{2}$ | After this period, the first clock pulse is generated. | 0.6 |  |  | $\mu \mathrm{s}$ |
| tıow Low Period of SCL Clock | $\mathrm{t}_{3}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ High Period of SCL Clock | $\mathrm{t}_{4}$ |  | 0.6 |  | 50 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su;sta }}$ Setup Time for Repeated START Condition | $\mathrm{t}_{5}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| thd; dat Data Hold Time | $\mathrm{t}_{6}$ |  |  |  | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{tsujat}^{\text {Dat }}$ Data Setup Time | $\mathrm{t}_{7}$ |  | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ Fall Time of Both SDA and SCL Signals | $\mathrm{t}_{8}$ |  |  |  | 300 | ns |
| $t_{\text {R }}$ Rise Time of Both SDA and SCL Signals | $\mathrm{t}_{9}$ |  |  |  | 300 | ns |
| $\mathrm{tsu}_{\text {siso }}$ Setup Time for STOP Condition | $\mathrm{t}_{10}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |

[^0]ABSOLUTE MAXIMUM RATINGS ${ }^{1}$
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)
Table 4.

| Parameter | Value |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +7 V |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{w}}$ to GND | $V_{\text {D }}$ |
| Terminal Current, $\mathrm{Ax}-\mathrm{Bx}, \mathrm{Ax}-\mathrm{Wx}, \mathrm{Bx}-\mathrm{Wx}$ <br> Pulsed ${ }^{1}$ <br> Continuous | $\begin{aligned} & \pm 20 \mathrm{~mA} \\ & \pm 5 \mathrm{~mA} \end{aligned}$ |
| Digital Inputs and Output Voltage to GND | 0 V to +7 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (TJmax) | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Thermal Resistance ${ }^{2} \theta_{\mathrm{J}}$ : SC70-6 | $230^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES
${ }^{1}$ Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the $A, B$, and $W$ terminals at a given resistance.
${ }^{2}$ Package power dissipation $=\left(\mathrm{T}_{\mathrm{Jmax}}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Preliminary Technical Data

## I'C INTERFACE

Table 5. Write Mode


Table 6. Read Mode

S = Start Condition
$\mathrm{P}=$ Stop Condition
$\mathrm{A}=$ Acknowledge
$\mathrm{X}=$ Don't Care
$\overline{\mathrm{W}}=$ Write
$\mathrm{R}=$ Read
RS $=$ Reset wiper to Midscale $40_{\mathrm{H}}$
SD = Shutdown connects wiper to B terminal and open circuits A terminal. It does not change contents of wiper register.
D6, D5, D4, D3, D2, D1, D0 = Data Bits


Figure 3. ${ }^{2}$ C Interface Detailed Timing Diagram


Figure 4. Writing to the RDAC Register


Figure 5. Reading Data from a Previously Selected RDAC Register in Write Mode

## OPERATION

The AD5247 is a 128-position digitally controlled variable resistor (VR) device.

An internal power-on preset places the wiper at midscale during power-on, which simplifies the fault condition recovery at power-up.

## PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistance of the RDAC between terminals A and B is available in $5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$. The final two or three digits of the part number determine the nominal resistance value, e.g., $10 \mathrm{k} \Omega=10 ; 50 \mathrm{k} \Omega=50$. The nominal resistance ( $\mathrm{R}_{A B}$ ) of the VR has 128 contact points accessed by the wiper terminal, plus the $B$ terminal contact. The 7 -bit data in the RDAC latch is decoded to select one of the 128 possible settings. Assume a $10 \mathrm{k} \Omega$ part is used, the wiper's first connection starts at the B terminal for data 0 x 00 . Since there is a $50 \Omega$ wiper contact resistance, such connection yields a minimum of $2 \times 50 \Omega$ resistance between terminals W and B . The second connection is the first tap point, which corresponds to $178 \Omega\left(\mathrm{R}_{\mathrm{WB}}=\mathrm{R}_{A B} / 128+\mathrm{R}_{\mathrm{W}}=78 \Omega+2 \times 50 \Omega\right)$ for data 0 x 01 . The third connection is the next tap point, representing $256 \Omega$ $(2 \times 78 \Omega+2 \times 50 \Omega)$ for data $0 \times 02$, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at $10,100 \Omega\left(\mathrm{R}_{A B}+2 \times \mathrm{R}_{W}\right)$.

Figure 6 shows a simplified diagram of the equivalent RDAC circuit where the last resistor string will not be accessed.


Figure 6. AD5247 Equivalent RDAC Circuit

The general equation determining the digitally programmed output resistance between W and B is

$$
\begin{equation*}
R_{W B}(D)=\frac{D}{128} \times R_{A B}+2 \times R_{W} \tag{1}
\end{equation*}
$$

where $D$ is the decimal equivalent of the binary code loaded in the 7-bit RDAC register, $R_{A B}$ is the end-to-end resistance, and $R_{W}$ is the wiper resistance contributed by the on resistance of the internal switch.

In summary, if $R_{A B}=10 \mathrm{k} \Omega$ and the $A$ terminal is open circuited, the following output resistance $\mathrm{R}_{\text {wB }}$ will be set for the indicated RDAC latch codes.
Table 7. Codes and Corresponding $\mathrm{R}_{\mathrm{wb}}$ Resistance

| $\mathbf{D}$ (Dec.) | RwB $(\boldsymbol{\Omega})$ | Output State |
| :--- | :--- | :--- |
| 127 | 10,100 | Full Scale $\left(R_{A B}+2 \times R_{w}\right)$ |
| 64 | 5,100 | Midscale |
| 1 | 178 | 1 LSB |
| 0 | 100 | Zero Scale (Wiper Contact Resistance) |

Note that in the zero-scale condition a finite wiper resistance of $100 \Omega$ is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA . Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper W and terminal A also produces a digitally controlled complementary resistance Rwa. When these terminals are used, the B terminal can be opened. Setting the resistance value for $\mathrm{R}_{\mathrm{WA}}$ starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$
\begin{equation*}
R_{W A}(D)=\frac{128-D}{128} \times R_{A B}+2 \times R_{W} \tag{2}
\end{equation*}
$$

For $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ and the B terminal open circuited, the following output resistance $\mathrm{RwA}_{\mathrm{w}}$ will be set for the indicated RDAC latch codes.

Table 8. Codes and Corresponding $R_{\text {wa }}$ Resistance

| D (Dec.) | Rwa $(\boldsymbol{\Omega})$ | Output State |
| :--- | :--- | :--- |
| 127 | 178 | Full Scale |
| 64 | 5,100 | Midscale |
| 1 | 9,961 | 1 LSB |
| 0 | 10,100 | Zero Scale |

Typical device to device matching is process lot dependent and may vary by up to $\pm 30 \%$. Since the resistance element is processed in thin film technology, the change in $\mathrm{R}_{A B}$ with temperature has a very low $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient.

## PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to- B and wiper-to-A proportional to the input voltage at A-to-B. Unlike the polarity of $\mathrm{V}_{\mathrm{DD}}$ to GND, which must be positive, voltage across A-B, W-A, and W-B can be at either polarity.

If ignoring the effect of the wiper resistance for approximation, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper-to- B starting at 0 V up to 1 LSB less than 5 V . Each LSB of voltage is equal to the voltage applied across terminal AB divided by the 128 positions of the potentiometer divider. The general equation defining the output voltage at $\mathrm{V}_{\mathrm{W}}$ with respect to ground for any valid input voltage applied to terminals A and B is

$$
\begin{equation*}
V_{W}(D)=\frac{D}{128} V_{A} \tag{3}
\end{equation*}
$$

For a more accurate calculation, which includes the effect of wiper resistance, $\mathrm{V}_{\mathrm{w}}$, can be found as

$$
\begin{equation*}
V_{W}(D)=\frac{R_{W B}(D)}{R_{A B}} V_{A} \tag{4}
\end{equation*}
$$

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors $\mathrm{R}_{\mathrm{WA}}$ and $\mathrm{R}_{\mathrm{WB}}$ and not the absolute values. Therefore, the temperature drift reduces to $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## $I^{2}$ C COMPATIBLE 2-WIRE SERIAL BUS

The first byte of the AD5247 is a slave address byte (see Table 5 and Table 6). It has a 7 -bit slave address and a R/ $\overline{\mathrm{W}}$ bit. The seven MSBs of the slave address are 0101110 followed by 0 for a write command or 0 to place the device in read mode.

The 2-wire $\mathrm{I}^{2} \mathrm{C}$ serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high (see Figure 4). The following byte is the slave address byte, which consists of the 7 -bit slave address followed by an $\mathrm{R} / \overline{\mathrm{W}}$ bit (this bit determines whether data will be read from or written to the slave device).

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from
its serial register. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is high, the master will read from the slave device. On the other hand, if the $\mathrm{R} / \overline{\mathrm{W}}$ bit is low, the master will write to the slave device.
2. In the write mode, after acknowledgement of the slave address byte, the next byte is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Table 5).
3. In the read mode, after acknowledgment of the slave address byte, data is received over the serial bus in sequences of nine clock pulses (a slight difference with the write mode, where there are eight data bits followed by an acknowledge bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 5).
4. When all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master will pull the SDA line high during the tenth clock pulse to establish a STOP condition (see Figure 4). In read mode, the master will issue a No Acknowledge for the ninth clock pulse (i.e., the SDA line remains high). The master will then bring the SDA line low before the tenth clock pulse which goes high to establish a STOP condition (see Figure 5).

A repeated write function gives the user flexibility to update the RDAC output a number of times after addressing the part only once. For example, after the RDAC has acknowledged its slave address in the write mode, the RDAC output will update on each successive byte. If different instructions are needed, the write/read mode has to start again with a new slave address and data byte. Similarly, a repeated read function of the RDAC is also allowed.

## LEVEL SHIFTING FOR BIDIRECTIONAL INTERFACE

While most legacy systems may be operated at one voltage, a new component may be optimized at another. When two systems operate the same signal at two different voltages, proper level shifting is needed. For instance, one can use a 3.3 V $\mathrm{E}^{2} \mathrm{PROM}$ to interface with a 5 V digital potentiometer. A level shifting scheme is needed to enable a bidirectional communication so that the setting of the digital potentiometer can be stored to and retrieved from the $\mathrm{E}^{2} \mathrm{PROM}$. Figure 7 shows one of the implementations. M1 and M2 can be any N -channel signal FETs, or if $\mathrm{V}_{\mathrm{DD}}$ falls below 2.5 V , low threshold FETs such as the FDV301N.


Figure 7. Level Shifting for Operation at Different Potentials

## ESD PROTECTION

All digital inputs are protected with a series input resistor and parallel Zener ESD structures shown in Figure 8 and Figure 9. This applies to the digital input pins SDA and SCL.


Figure 8. ESD Protection of Digital Pins


Figure 9. ESD Protection of Resistor Terminals

## TERMINAL VOLTAGE OPERATING RANGE

The AD5247 VDD and GND power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on terminals A and W that exceed $V_{\text {DD }}$ or GND will be clamped by the internal forward biased diodes (see Figure 10).


Figure 10. Maximum Terminal Voltages Set by $V_{D D}$ and $V_{S S}$

## POWER-UP SEQUENCE

Since the ESD protection diodes limit the voltage compliance at terminals A and W (see Figure 10), it is important to power $\mathrm{V}_{\mathrm{DD}} / \mathrm{GND}$ before applying any voltage to terminals A and W; otherwise, the diode will be forward biased such that $V_{D D}$ will be powered unintentionally and may affect the rest of the user's circuit. The ideal power-up sequence is in the following order: GND, $\mathrm{V}_{\mathrm{DD}}$, digital inputs, and then $\mathrm{V}_{\mathrm{A} / \mathrm{w}}$. The relative order of powering $\mathrm{V}_{\mathrm{A}}$ and $\mathrm{V}_{\mathrm{W}}$, and the digital inputs is not important as long as they are powered after $V_{D D} / G N D$.

## LAYOUT AND POWER SUPPLY BYPASSING

It is a good practice to employ compact, minimum lead length layout design. The leads to the inputs should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also a good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with disc or chip ceramic capacitors of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$. Low ESR $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should also be applied at the supplies to minimize any transient disturbance and low frequency ripple (see Figure 11). Note that the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce.


Figure 11. Power Supply Bypassing

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

## PIN CONFIGURATION



Figure 12.

PIN FUNCTION DESCRIPTIONS
Table 9.

| Pin | Name | Description |
| :--- | :--- | :--- |
| 1 | VDD | Positive Power Supply. |
| 2 | GND | Digital Ground. |
| 3 | SCL | Serial Clock Input. Positive edge triggered. |
| 4 | SDA | Serial Data Input/Output. |
| 5 | W | W Terminal. |
| 6 | A | A Terminal. |



Figure 13. 6-Lead Thin Shrink Small Outline Transistor [SC70] (KS-6)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model | $\mathrm{R}_{\text {AB }}(\Omega)$ | Temperature | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD5247BKS5-R2 | 5k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-lead SC70 | KS-6 | D1E |
| AD5247BKS5-RL7 | 5k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-lead SC70 | KS-6 | D1E |
| AD5247BKS10-R2 | 10k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-lead SC70 | KS-6 | D19 |
| AD5247BKS10-RL7 | 10k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-lead SC70 | KS-6 | D19 |
| AD5247BKS50-R2 | 50k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-lead SC70 | KS-6 | D18 |
| AD5247BKS50-RL7 | 50k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-lead SC70 | KS-6 | D18 |
| AD5247BKS100-R2 | 100k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-lead SC70 | KS-6 | D17 |
| AD5247BKS100-RL7 | 100k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-lead SC70 | KS-6 | D17 |
| AD5247EVAL | See Note 1 |  | Evaluation Board |  |  |

${ }^{1}$ The evaluation board is shipped with the $10 \mathrm{k} \Omega \mathrm{R}_{A B}$ resistor option; however, the board is compatible with all available resistor value options.
The AD5247 contains 1976 transistors. Die size: $32 \mathrm{mil} \times 39 \mathrm{mil}=1,248 \mathrm{sq} . \mathrm{mil}$.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

$\qquad$

## Preliminary Technical Data

NOTES


[^0]:    NOTES
    ${ }^{1}$ Typical specifications represent average readings at $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{D D}=5 \mathrm{~V}$.
    ${ }^{2}$ Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
    ${ }^{3} \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}$, Wiper $\left(\mathrm{V}_{\mathrm{W}}\right)=$ no connect.
    ${ }^{4} I N L$ and $D N L$ are measured at $V_{W}$ with the RDAC configured as a potentiometer divider similar to a voltage output $D / A$ converter. VA $=V_{D D}$ and $V_{B}=0 V$.
    DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
    ${ }^{5}$ Resistor terminals A and W have no limitations on polarity with respect to each other.
    ${ }^{6}$ Guaranteed by design and not subject to production test.
    ${ }^{7}$ PDISs is calculated from ( $l_{D D} \times \mathrm{V}_{\text {DD }}$ ). CMOS logic level inputs result in minimum power dissipation.
    ${ }^{8}$ All dynamic characteristics use $V_{D D}=5 \mathrm{~V}$.
    ${ }^{9}$ See timing diagrams for locations of measured values.

