

---

# HM6288 Series

16384-word  $\times$  4-bit High Speed CMOS Static RAM

# HITACHI

---

## Description

The Hitachi HM6288 is a high speed 64k static RAM organized as 16-kword  $\times$  4-bit. It realizes high speed access time (25/35 ns) and low power consumption, using CMOS process technology. It is most advantageous for the field where high speed and high density memory is required, such as cache memory for mainframes or 32-bit MPUs. The HM6288, packaged in a 300-mil plastic DIP and SOJ, is available for high density mounting. A low power version retains data with battery backup.

## Features



- Single 5 V supply and high density plastic package
- High speed: fast access time 25/35 ns (max)
- Low power dissipation:
  - Active mode 300 mW (typ)
  - Standby mode 100  $\mu$ W (typ)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times.
- Directly TTL compatible all inputs and outputs

# HM6288 Series

## Ordering Information

Type No.	Access Time	Package
HM6288P-25	25 ns	300-mil, 22-pin plastic DIP (DP-22NB)
HM6288P-35	35 ns	
HM6288LP-25	25 ns	300-mil, 24-pin SOJ (CP-24D)
HM6288LP-35	35 ns	
HM6288JP25	25 ns	300-mil, 24-pin SOJ (CP-24D)
HM6288JP-35	35 ns	
HM6288LJP-25	25 ns	300-mil, 24-pin SOJ (CP-24D)
HM6288LJP-35	35 ns	


## Pin Arrangement



## Pin Description

Pin Name	Function
A0–A13	Address
I/O1–I/O4	Input/output
CS	Chip select
WE	Write enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

Block Diagram



Truth Table

$\overline{CS}$	$\overline{WE}$	Mode	$V_{CC}$ Current	I/O Pin	Ref. Cycle
H	x	Standby	$I_{SB}, I_{SB1}$	High-Z	—
L	H	Read	$I_{CC}$	Dout	Read cycle 1, 2
L	L	Write	$I_{CC}$	Din	Write cycle 1, 2

Note: x: Don't care.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 to +7.0	V
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Temperature under bias	$T_{bias}$	-10 to +85	°C

Note:  $V_T$  min.: -2.0 V for pulse width  $\leq 10$  ns

## Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input high (logic 1) voltage	$V_{IH}$	2.2	—	6.0	V
Input low (logic 0) voltage	$V_{IL}$	-0.5 <sup>1</sup>	—	0.8	V

Note: 1.  $V_{IL}$  min.: -2.0 V for pulse width  $\leq 10$  ns

## DC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5\text{ V} \pm 10\%$ , $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Test conditions
Input leakage current	$ I_{LI} $	—	—	2.0	$\mu\text{A}$	$V_{CC} = \text{Max}$ , $V_{in} = V_{SS}$ to $V_{CC}$
Output leakage current	$ I_{LO} $	—	—	2.0	$\mu\text{A}$	$\overline{CS} = V_{IH}$ , $V_{IO} = V_{SS}$ to $V_{CC}$
Operating power supply current	$I_{CC}$	—	60	120	mA	$\overline{CS} = V_{IL}$ , $I_{IO} = 0$ mA, min. cycle
Standby $V_{CC}$ current	$I_{SB}$	—	15	30	mA	$\overline{CS} = V_{IH}$ , min. cycle
Standby $V_{CC}$ current 1	$I_{SB1}$	—	0.02	2.0	mA	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ , $0\text{ V} \leq V_{in} \leq 0.2\text{V}$ or $V_{CC} - 0.2\text{V} \leq V_{in}$
	$I_{SB1}^{*2}$	—	0.02	0.1	mA	
Output low voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 8$ mA
Output high voltage	$V_{OH}$	2.4	—	—	V	$I_{OH} = -4.0$ mA

Notes: 1. Typical values are at  $V_{CC} = 5.0\text{ V}$ ,  $T_a = +25^\circ\text{C}$  and not guaranteed.

2. L-version

## Capacitance (Ta = 25°C, f = 1.0 MHz)<sup>\*1</sup>


Parameter	Symbol	Min	Max	Unit	Test Conditions
Input capacitance	$C_{in}$	—	6	pF	$V_{in} = 0\text{ V}$
Input/output capacitance	$C_{IO}$	—	8	pF	$V_{IO} = 0\text{ V}$

Note: 1. This parameter is sampled and not 100% tested.


## AC Characteristics

### Test Conditions

- Input pulse levels: 0 V to 3.0 V
- Input and output timing reference levels: 1.5 V
- Input rise and fall time: 5 ns
- Output load: See figure



Output load (A)



Output load (B)  
(for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{wz}$ , and  $t_{ow}$ )


Note: 1. Including scope and jig.

### Read Cycle

Parameter	Symbol	HM6288-25		HM6288-35		Unit
		Min	Max	Min	Max	
Read cycle time	$t_{RC}$	25	—	35	—	ns
Address access time	$t_{AA}$	—	25	—	35	ns
Chip select access time	$t_{ACS}$	—	25	—	35	ns
Output hold from address change	$t_{OH}$	3	—	5	—	ns
Chip selection to output in low-Z	$t_{LZ}^{-1}$	5	—	5	—	ns
Chip deselection to output in high-Z	$t_{HZ}^{-1}$	0	12	0	20	ns
Chip selection to power up time	$t_{PU}$	0	—	0	—	ns
Chip deselection to power down time	$t_{PD}$	—	25	—	30	ns


Note: 1. Transition is measured  $\pm 200$  mV from steady state voltage with load (B).  
These parameters are sampled and not 100% tested.

## Read Timing Waveform (1)



- Notes: 1.  $\overline{WE}$  is high for read cycle.  
 2. Device is continuously selected.  $\overline{CS} = V_{IL}$

## Read Timing Waveform (2)




- Notes: 1.  $\overline{WE}$  is high for read cycle.  
 2. Address valid prior to or coincident with  $\overline{CS}$  transition low.

Write Cycle

Parameter	Symbol	HM6288-25		HM6288-35		Unit
		Min	Max	Min	Max	
Write cycle time	$t_{WC}$	25	—	35	—	ns
Chip selection to end of write	$t_{CW}$	20	—	30	—	ns
Address valid to end of write	$t_{AW}$	20	—	30	—	ns
Address setup time	$t_{AS}$	0	—	0	—	ns
Write pulse width	$t_{WP}$	20	—	30	—	ns
Write recovery time	$t_{WR}$	0	—	0	—	ns
Date valid to end of write	$t_{DW}$	12	—	20	—	ns
Data hold time	$t_{DH}$	0	—	0	—	ns
Write enabled to output in high-Z	$t_{WZ}^{*1}$	0	8	0	10	ns
Output active from end of write	$t_{OW}^{*1}$	5	—	5	—	ns

Note: 1. Transition is measured  $\pm 200$  mV from steady state voltage with load (B).  
 These parameters are sampled and not 100% tested.


## Write Timing Waveform (1) ( $\overline{WE}$ Controlled)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).
  2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
  4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output buffers remain in a high impedance state.
  5. If  $\overline{CS}$  is low during this period, I/O pins are in the output state after  $t_{OW}$ . Then the data input signals of opposite phase to the output must not be applied to them.



Write Timing Waveform (2) ( $\overline{CS}$  Controlled)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).
  2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  3. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output buffers remain in a high impedance state.


## Low $V_{CC}$ Data Retention Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ )

Data retention characteristics are guaranteed only for L version.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $V_{in} \geq V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Data retention current	$I_{CCDR}$	—	—	$50^{+2}$	$\mu\text{A}$	
		—	—	$35^{+3}$	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform
Operation recovery time	$t_R$	$t_{RC}^{*1}$	—	—	ns	

- Notes: 1.  $t_{RC}$  = read cycle time  
 2.  $V_{CC} = 3.0 \text{ V}$   
 3.  $V_{CC} = 2.0 \text{ V}$


### Low $V_{CC}$ Data Retention Waveform



Package Dimensions

HM6288P/LP Series (DP-22NB)

Unit: mm



HM6288JP/LJP Series (CP-24D)

Unit: mm

