16384-word × 4-bit High Speed CMOS Static RAM

HITACHI

Description

The Hitachi HM6288 is a high speed 64k static RAM organized as 16-kword \times 4-bit. It realizes high speed access time (25/35 ns) and low power consumption, using CMOS process technology. It is most advantageous for the field where high speed and high density memory is required, such as cache memory for mainframes or 32-bit MPUs. The HM6288, packaged in a 300-mil plastic DIP and SOJ, is available for high density mounting. A low power version retains data with battery backup.


Features

- Single 5 V supply arid high density plastic package
- High speed: fast access time 25/35 ns (max)
- Low power dissipation:
 - Active mode 300 mW (typ)
 - Standby mode 100 µW (typ)
- Completely static memory
 No clock or timing strobe required
- Equal access and cycle times.
- Directly TTL compatible all inputs and outputs

Ordering Information

Type No.	Access Time	Package
HM6288P-25 HM6288P-35	25 ns 35 ns	300-mil, 22-pin plastic DIP (DP-22NB)
HM6288LP-25 HM6288LP-35	25 ns 35 ns	
HM6288JP25 HM6288JP-35	25 ns 35 ns	300-mil, 24-pin SOJ (CP-24D)
HM6288LJP-25 HM6288LJP-35	25 ns 35 ns	


Pin Arrangement



Pin Description

Pin Name	Function
A0-A13	Address
I/O1-I/O4	Input/output
CS	Chip select
WE	Write enable
V _{cc}	Power supply
V _{SS}	Ground

Block Diagram



Truth Table

CS	WE	Mode	V _{cc} Current	I/O Pin	Ref. Cycle
Н	×	Standby	I _{SB} , I _{SB1}	High-Z	_
L	Н	Read	I _{cc}	Dout	Read cycle 1, 2
L	L	Write	I _{cc}	Din	Write cycle 1, 2

Note: x: Don't care.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	
Voltage on any pin relative to V _{ss}	V _T	-0.5 to +7.0	V	
Power dissipation	P _T	1.0	W	_
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	_
Temperature under bias	Tbias	-10 to +85	°C	

Note: V_T min.: −2.0 V for pulse width ≤10 ns

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{cc}	4.5	5.0	5.5	V	
	V _{ss}	0	0	0	V	
Input high (logic 1) voltage	V _{IH}	2.2	_	6.0	V	
Input low (logic 0) voltage	V _{IL}	-0.5 ^{*1}	_	0.8	V	

Note: 1. V_{IL} min.: -2.0 V for pulse width ≤ 10 ns

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%, V_{SS} = 0 V)

Parameter	Symbol	Min	Typ ^{⁺1}	Max	Unit	Test conditions
Input leakage current	I _{LI}	_	_	2.0	μΑ	$V_{CC} = Max$, $Vin = V_{SS}$ to V_{CC}
Output leakage current	I _{LO}	_	_	2.0	μΑ	$\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}}$
Operating power supply current	I _{cc}	_	60	120	mA	$\overline{\text{CS}} = V_{\text{IL}}, I_{\text{I/O}} = 0 \text{ mA, min. cycle}$
Standby V _{cc} current	I _{SB}	_	15	30	mA	CS = V _{IH} , min. cycle
Standby V _{cc} current 1	I _{SB1}		0.02	2.0	mA	$\label{eq:control_control_control} \begin{split} \overline{\text{CS}} &\geq \text{V}_{\text{CC}} - 0.2\text{V}, \\ 0 \text{ V} &\leq \text{Vin} \leq 0.2\text{V or V}_{\text{CC}} - 0.2\text{V} \leq \\ \text{Vin} \end{split}$
	I _{SB1} *2	_	0.02	0.1	mA	_
Output low voltage	V _{OL}	_	_	0.4	V	I _{OL} = 8 mA
Output high voltage	V _{OH}	2.4	_	_	V	I _{OH} = -4.0 mA

Notes: 1. Typical values are at $V_{CC} = 5.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and not guaranteed.

2. L-version

Capacitance (Ta = 25°C, f = 1.0 MHz)*1

Parameter	Symbol	Min	Max	Unit	Test Conditions
Input capacitance	Cin	_	6	pF	Vin = 0 V
Input/output capacitance	C _{I/O}	_	8	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics


Test Conditions

• Input pulse levels: 0 V to 3.0 V

• Input and output timing reference levels: 1.5 V

• Input rise and fall time: 5 ns

• Output load: See figure




Read Cycle


		HM6288-25		HM6288-35		
Parameter	Symbol	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	25	_	35	_	ns
Address access time	t _{AA}	_	25	_	35	ns
Chip select access time	t _{ACS}	_	25	_	35	ns
Output hold from address change	t _{oH}	3	_	5	_	ns
Chip selection to output in low-Z	t _{LZ} *1	5	_	5	_	ns
Chip deselection to output in high-Z	t _{HZ} *1	0	12	0	20	ns
Chip selection to power up time	t _{PU}	0	_	0	_	ns
Chip deselection to power down time	t _{PD}	_	25	_	30	ns

Note: 1. Transition is measured ±200 mV from steady state voltage with load (B). These parameters are sampled and not 100% tested.

Read Timing Waveform (1)



Read Timing Waveform (2)




Write Cycle

		HM6288-25		HM6288-35		
Parameter	Symbol	Min	Max	Min	Max	Unit
Write cycle time	t _{wc}	25	_	35	_	ns
Chip selection to end of write	t _{cw}	20	_	30	_	ns
Address valid to end of write	t _{AW}	20	_	30	_	ns
Address setup time	t _{AS}	0	_	0	_	ns
Write pulse width	t _{wP}	20	_	30	_	ns
Write recovery time	t _{wR}	0	_	0	_	ns
Date valid to end of write	t _{DW}	12	_	20	_	ns
Data hold time	t _{DH}	0	_	0	_	ns
Write enabled to output in high-Z	t _{wz} *1	0	8	0	10	ns
Output active from end of write	t _{ow} *1	5	_	5	_	ns

Note: 1. Transition is measured ±200 mV from steady state voltage with load (B). These parameters are sampled and not 100% tested.


Write Timing Waveform (1) (WE Controlled)



Notes: 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} (t_{WP}).

- 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the WE low transition or after the $\overline{\text{WE}}$ transition, the output buffers remain in a high impedance state.
- 5. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state after t_{OW} . Then the data input signals of opposite phase to the outpus must not be applied to them.

Write Timing Waveform (2) (CS Controlled)



- 3. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the WE transition, the output buffers remain in a high impedance state.

Low V_{CC} **Data Retention Characteristics** (Ta = 0 to +70°C)

Data retention characteristics are guaranteed only for L version.


Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
V _{cc} for data retention	V_{DR}	2.0	_	_	V	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{Vin} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or}$ $0 \text{ V} \le \text{Vin} \le 0.2 \text{ V}$
Data retention current	I _{CCDR}	_	_	50*2	μΑ	_
		_	_	35 ^{*3}	μΑ	_
Chip deselect to data retention time	t _{CDR}	0	_	_	ns	See retention waveform
Operation recovery time	t _R	t _{RC} *1	_	_	ns	

Notes: 1. t_{RC} = read cycle time

2. $V_{cc} = 3.0 \text{ V}$

3. $V_{CC} = 2.0 \text{ V}$


Low V_{CC} Data Retention Waveform



Package Dimensions

HM6288P/LP Series (DP-22NB)

Unit: mm



HM6288JP/LJP Series (CP-24D)

Unit: mm

