

## QUAD 2-INPUT MULTIPLEXER

## FEATURES

- Non-inverting data path
- Output capability: standard
- $I_{CC}$  category: MSI

## GENERAL DESCRIPTION

The 74HC/HCT157 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT157 are quad 2-input multiplexers which select 4 bits of data from two sources under the control of a common data select input (S).

The four outputs present the selected data in the true (non-inverted) form.

The enable input (E) is active LOW.

When E is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions.

Moving the data from two groups of registers to four common output buses is a common use of the "157". The state of the common data select input (S) determines the particular register from which the data comes. It can also be used as function generator.

The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common.

The "157" is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S.

The logic equations are:

$$1Y = \bar{E} \cdot (11_1 \cdot S + 11_0 \cdot \bar{S})$$

$$2Y = E \cdot (21_1 \cdot S + 21_0 \cdot \bar{S})$$

$$3Y = \bar{E} \cdot (31_1 \cdot S + 31_0 \cdot \bar{S})$$

$$4Y = E \cdot (41_1 \cdot S + 41_0 \cdot \bar{S})$$

The "157" is identical to the "158" but has non-inverting (true) outputs.

| SYMBOL            | PARAMETER   | CONDITIONS                                      | TYPICAL        |                | UNIT           |
|-------------------|---|---|----------------|----------------|----------------|
|                   |   |   | HC             | HCT            |                |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$n_{10}, n_{11}$ to $nY$<br>E to $nY$<br>S to $nY$ | $C_L = 15 \text{ pF}$<br>$V_{CC} = 5 \text{ V}$ | 11<br>11<br>12 | 13<br>12<br>19 | ns<br>ns<br>ns |
| $C_I$             | input capacitance   |   | 3.5            | 3.5            | pF             |
| CPD               | power dissipation<br>capacitance per multiplexer                        | notes 1 and 2                                   | 70             | 70             | pF             |

GND = 0 V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_f = t_r = 6 \text{ ns}$

## Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = CPD \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$

$f_i$  = input frequency in MHz

$C_L$  = output load capacitance in pF

$f_o$  = output frequency in MHz

$V_{CC}$  = supply voltage in V

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

2. For HC the condition is  $V_I = \text{GND}$  to  $V_{CC}$

For HCT the condition is  $V_I = \text{GND}$  to  $V_{CC} - 1.5 \text{ V}$

## PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z).

16-lead mini-pack; plastic (SO16; SOT109A).

## PIN DESCRIPTION

| PIN NO.      | SYMBOL           | NAME AND FUNCTION         |
|--------------|------------------|---------------------------|
| 1            | S                | common data select input  |
| 2, 5, 11, 14 | $11_0$ to $41_0$ | data inputs from source 0 |
| 3, 6, 10, 13 | $11_1$ to $41_1$ | data inputs from source 1 |
| 4, 7, 9, 12  | 1Y to 4Y         | multiplexer outputs       |
| 8            | GND              | ground (0 V)              |
| 15           | E                | enable input (active LOW) |
| 16           | V <sub>CC</sub>  | positive supply voltage   |




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.




Fig. 4 Functional diagram.

### FUNCTION TABLE

| INPUTS    |   |        |        | OUTPUT |
|-----------|---|--------|--------|--------|
| $\bar{E}$ | S | $nI_0$ | $nI_1$ | $nY$   |
| H         | X | X      | X      | L      |
| L         | L | L      | X      | H      |
| L         | L | H      | X      | L      |
| L         | H | X      | L      | H      |

H = HIGH voltage level

L = LOW voltage level

X = don't care




Fig. 5 Logic diagram.

**DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI**AC CHARACTERISTICS FOR 74HC**GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

| SYMBOL                                 | PARAMETER   | T <sub>amb</sub> (°C) |                |                 |            |                 |             | UNIT            | TEST CONDITIONS      |                   |              |  |
|--|---|-----------------------|----------------|-----------------|------------|-----------------|-------------|-----------------|----------------------|-------------------|--------------|--|
|  |   | 74HC                  |                |                 |            |                 |             |                 | V <sub>CC</sub><br>V | WAVEFORMS         |              |  |
|  |   | +25                   |                |                 | -40 to +85 |                 | -40 to +125 |                 |                      |                   |              |  |
|  |   | min.                  | typ.           | max.            | min.       | max.            | min.        | max.            |                      |                   |              |  |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay<br>n <sub>I0</sub> to n <sub>Y</sub> ;<br>n <sub>I1</sub> to n <sub>Y</sub> |                       | 36<br>13<br>10 | 125<br>25<br>21 |            | 155<br>31<br>26 |             | 190<br>38<br>32 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 7       |  |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay<br>E to n <sub>Y</sub>  |                       | 39<br>14<br>11 | 115<br>23<br>20 |            | 145<br>29<br>25 |             | 175<br>35<br>30 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 6       |  |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay<br>S to n <sub>Y</sub>  |                       | 41<br>15<br>12 | 125<br>25<br>21 |            | 155<br>31<br>26 |             | 190<br>38<br>32 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 7       |  |
| t <sub>THL</sub> /<br>t <sub>TLH</sub> | output transition time  |                       | 19<br>7<br>6   | 75<br>15<br>13  |            | 95<br>19<br>16  |             | 110<br>22<br>19 | ns                   | 2.0<br>4.5<br>6.0 | Figs 6 and 7 |  |

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

$I_{CC}$  category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.

To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT          | UNIT LOAD COEFFICIENT |
|----------------|-----------------------|
| n <sub>0</sub> | 1.00                  |
| n <sub>1</sub> | 1.00                  |
| E              | 0.60                  |
| S              | 1.00                  |

**AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

| SYMBOL                                  | PARAMETER  | T <sub>amb</sub> (°C) |      |            |      |             |      | UNIT | TEST CONDITIONS      |                  |  |  |
|---|--|-----------------------|------|------------|------|-------------|------|------|----------------------|------------------|--|--|
|   |  | 74HCT                 |      |            |      |             |      |      | V <sub>CC</sub><br>V | WAVEFORMS        |  |  |
|   |  | +25                   |      | -40 to +85 |      | -40 to +125 |      |      |                      |                  |  |  |
|   |  | min.                  | typ. | max.       | min. | max.        | min. | max. |                      |                  |  |  |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub>  | propagation delay<br>n <sub>0</sub> to nY;<br>n <sub>1</sub> to nY |                       | 16   | 27         |      | 34          |      | 41   | ns                   | 4.5 Fig. 7       |  |  |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub>  | propagation delay<br>E to nY                                       |                       | 15   | 26         |      | 33          |      | 39   | ns                   | 4.5 Fig. 6       |  |  |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub>  | propagation delay<br>S to nY                                       |                       | 22   | 37         |      | 46          |      | 56   | ns                   | 4.5 Fig. 7       |  |  |
| t <sub>THL</sub> /<br>t <sub>T LH</sub> | output transition time   |                       | 7    | 15         |      | 19          |      | 22   | ns                   | 4.5 Figs 6 and 7 |  |  |

## AC WAVEFORMS




Fig. 6 Waveforms showing the enable input (E) to output ( $nY$ ) propagation delays and the output transition times.




Fig. 7 Waveforms showing the data inputs ( $n_{In}$ ) and common data select input (S) to output ( $nY$ ) propagation delays.

## Note to AC waveforms

- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$
- HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .