

82C556/82C557/82C558N Viper Notebook Chipset Data Book

Revision: 1.0 912-3000-032 May 25, 1995

Copyright

Copyright © 1995, OPTi Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of OPTi Incorporated, 2525 Walsh Avenue, Santa Clara, CA 95051.

Disclaimer

OPTi Inc. makes no representations or warranties with respect to the design and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, OPTi Inc. reserves the right to revise the design and associated documentation and to make changes from time to time in the content without obligation of OPTi Inc. to notify any person of such revisions or changes.

Trademarks

OPTi and OPTi Inc. are registered trademarks of OPTi Inc. All other trademarks and copyrights are the property of their respective holders.

OPTi Inc.

2525 Walsh Avenue Santa Clara, CA 95051 Tel: (408) 980-8178 Fax: (408) 980-8860

BBS: (408) 980-9774

Table of Contents

1.0) Features				1	
2.0	Overview					
	2.1	82C556	Data Buff	er Controller (DBC)	3	
	2.2			controller (SYSC)		
	2.3		-	ed Peripherals Controller (IPC)		
3.0	Sign	al Definit	ions		6	
	3.1	Termin	ology/Non	nenclature Conventions	6	
	3.2			escriptions		
		3.2.1	_	Interface Signals		
		3.2.2		nterface Signals		
		3.2.3		terface Signals		
		3.2.4		round, and NC Pins		
	3.3			escriptions		
		3.3.1	_	d Clock Signals		
		3.3.2	CPU Bus	Interface Signals	21	
		3.3.3	Cache Co	ontrol Interface Signals	24	
		3.3.4		terface Signals		
		3.3.5	Local Bus	Interface Signals	27	
		3.3.6		2C558N Interface Signals		
		3.3.7		nterface Signals		
		3.3.8		d Ground Pins		
	3.4	82C557	Suspend	Mode Support	32	
	3.5	82C558	N Signal [Descriptions	38	
		3.5.1	Reset and	d Clock Signals	38	
		3.5.2	82C557 a	and 82C556 Interface Signals	38	
		3.5.3	PCI Bus I	nterface Signals	39	
		3.5.4	PMU Inte	rface Signals	41	
		3.5.5	ISA Bus I	nterface Signals	42	
		3.5.6	ISA DMA	Arbiter Signals	45	
		3.5.7	Interrupt	Control Signals	48	
			3.5.7.1	RTC and Timer Signals		
			3.5.7.2	Miscellaneous Signals		
			3.5.7.3	Power and Ground Signals		
	3.6		• .	nmable Pin Information		
	3.7	82C558	N Suspen	d Mode Support	58	



912-3000-032

Revision: 1.0

Page iii

- 9004196 0001150 845 🖛

Table of Contents (cont.)

1.0	Fund	tional D	Pescription	57		
	4.1	1 Reset Logic				
	4.2	System	m Clocks	57		
		4.2.1	CPU and 82C557 Clocks	57		
		4.2.2	PCI and VL Bus Clocks	58		
		4.2.3	ISA Bus Clocks	58		
	4.3	Cache	Subsystem			
		4.3.1	CPU Burst Mode Control	59		
			4.3.1.1 Cyrix Linear Burst Mode Support	59		
		4.3.2	Cache Cycle Types	60		
		4.3.3	Single and Double Bank Support	60		
		4.3.4	Cache Operation	61		
			4.3.4.1 L2 Cache Read Hit	61		
			4.3.4.2 L2 Cache Write Hit Cycle	65		
			4.3.4.3 L2 Cache Read Miss	68		
			4.3.4.4 L2 Cache Write Miss			
			4.3.4.5 Adaptive Write-Back Policy			
			4.3.4.5.1 Write-Through on Page Hit and RAS# Active (AWB Mode 1)			
			4.3.4.5.2 Write-Through on Page Hit (AWB Mode 2)			
			4.3.4.6 Tag Compare Table			
			4.3.4.7 1 Separate Tag/Dirty RAM Implementation			
			4.3.4.7.2 Combined Tag/Dirty RAM Implementation			
			4.3.4.8 Cache Initialization			
			4.3.4.9 Write Back Cache with DMA/ISA Master/PCI Master Operation			
		4.3.5	Shadow ROM and BIOS Cacheability			
			4.3.5.1 Cacheability and Write Protection			
		4.3.6	Synchronous SRAM Support			
			4.3.6.1 Pipelined Synchronous SRAM support			
			4.3.6.2 SONY SONIC-2WP (Cache Module) Support	91		
		4.3.7	SRAM Requirements	92		
		4.3.8	Skew Control	93		
	4.4	DRAM	Controller	94		
		4.4.1	DRAM Configuration	94		
		4.4.2	Programming the DRAM Parameters	94		
			4.4.2.1 Number of DRAM banks	94		
			4.4.2.2 DRAM Size and Type	95		
			4.4.2.3 DRAM Address Muxing			
			4.4.2.4 Timing Parameters			
			4.4.2.5 Drive Strengths	97		



Page iv Revision: 1.0

912-3000-032

- 9004196 0001151 781 **-**

Table of Contents (cont.)

	4.4.3	DRAM Cycles	97
		4.4.3.1 DRAM Read Cycle	97
		4.4.3.2 DRAM Write Cycle	
		4.4.3.3 DRAM Parity Generation/Detection Logic	102
		4.4.3.4 DRAM Refresh Logic	102
	4.4.4	DRAM DMA/Master Cycles	103
	4.4.5	DRAM Hole Control	104
	4.4.6	Lookup Table DRAM Configuration Mode	105
4.5	PCI Bu	ıs Interface	106
	4.5.1	PCI Master Cycles	106
		4.5.1.1 System Memory Access	106
		4.5.1.2 Non-Local Memory Access	107
		4.5.1.3 PCI Master Pre-Snoop	107
	4.5.2	PCI Slave Cycles	108
		4.5.2.1 CPU Master Cycles	108
		4.5.2.2 PCI Byte/Word Merge	108
		4.5.2.3 ISA Master Cycles	108
4.6	VL Bus	s Interface	109
4.7	ISA Bu	ıs Interface	120
4.8	XD Bus	s Interface	120
4.9	Bus Aı	rbitration Logic	120
4.10	Data B	us Conversion/Data Path Control Logic	121
4.11	Specia	ıl Cycles	121
	4.11.1	•	
	4.11.2	•	
4.12		al Integrated Peripherals Controller	
	4.12.1	Hardware Considerations	
	4.12.2	IPC Configuration Programming	
	4.12.3	IPC Register Programming	
	4.12.0	4.12.3.1 Initialization Command Words	
		4.12.3.2 Operational Command Words	
		4.12.3.3 Interrupt Controller Shadow Registers	
	4.12.4	DMA Controller Programming Registers	
	4.12.5	Timer Programming Registers	
		4.12.5.1 Shadow Registers To Support Timer	
	4.12.6	Writing/Reading I/O Port 070h	
		4.12.6.1 RTC Index Shadow Register	
	4.12.7	IRQ8 Polarity	
	4.12.8	Fast GATEA20 and Reset Emulation	
	7.12.0	1 ast On LAZV and Neset Linuation	



912-3000-032

Revision: 1.0

Page v

9004196 0001152 618

Table of Contents (cont.)

4.13	Integra	ted Local I	Bus Enhan	ced IDE Interface	132
	4.13.1	Hardware	Considerat	tions	132
	4.13.2	Performar	nce and Po	wer	132
	4.13.3				
	4.13.4	•			
		_	_	ogramming Method (Enhanced)	
				Timing 0 and Timing 1	
				Subset Registers for Timing 0 and 1	
				Step-by-Step Programming Procedure	
				Enabling Access to 611 Register Set	
			4.13.4.1.5	Setting Up Enhanced 611 Timing	136
			4.13.4.1.6	Associating Timing with Each Drive	136
			4.13.4.1.7	Enabling IDE Operation and Hiding 611 Register Set	136
4.14	Power	Manageme	ent	***************************************	137
	4.14.1	Power Ma	anagement	Unit (PMU)	137
		4.14.1.1	Activity Mo	nitoring	138
			4.14.1.1.1	Timers	138
			4.14.1.1.2	Events	138
			4.14.1.1.3	Timer Clock Sources	138
				Time-Out Count and Time-Out SMI	
			4.14.1.1.5	ACCESS Events	141
				Serial (COMx) and Parallel Port (LPT) Access	
			4.14.1.1.7	ISA Bus Floppy and Hard Drive Access	142
			•	Controller Hard Drive Access	
				Keyboard Access	
				LCD Controller Access	
				t Generation (GPCS) Access	
				General Purpose (GNR) Access	
				Memory Watchdog Feature	
			-	cking Registers	
			_	DLE_TIMER	
				MI Events	
				EPMI Programming	
				agement Event Status	
	4.14.2	•		ol	
				Mechanism to Control CPU Power Dissipation	
				Programming	
				Presetting Events to Reset Doze Mode	
				Automatic (Hardware) Doze Mode	
		•	4.14.2.2.3	APM (Software) Doze Mode	153



Page vi Revision: 1.0 912-3000-032

■ 9004196 0001153 554 ■

Table of Contents (cont.)

		4.14.2.2.4	Start Doze Bit	155
		4.14.2.2.5 U	Jsing Doze Time-out to Trigger an SMI	155
		4.14.2.3 DEVSEL# Do	oze Reset	155
	4.14.3	CPU Thermal Manager	ment Unit	156
		4.14.3.1 Prediction of	Overtemp Activity	156
		4.14.3.2 Operating Te	mperature Ranges	156
		4.14.3.3 Accounting for	or CPU Activity	156
		4.14.3.4 Operating Te	mperature Range Determination	157
		4.14.3.4.1 E	Example	158
		4.14.3.4.2 F	Programming	158
		4.14.3.4.3	SMI Generation	158
		4.14.3.5 Emergency C	Overtemp Sense	158
		4.14.3.5.1 F	Programming	159
	4.14.4	Suspend and Resume		160
		4.14.4.1 Suspend Mod	de	160
			Suspend Mode Power Savings	
		4.14.4.1.2	Suspend Mode Refresh	160
			Multiplexed Inputs Scan Rate	
		4.14.4.1.4	Suspend Mode HOLD Control	160
	4.14.5	Resume Event		162
		4.14.5.1 EPMI/IRQ Ev	vents	162
		4.14.5.2 SUS/RES# a	nd RINGI Events	162
	4.14.6	Chip-Level Power Cons	servation Features	164
		4.14.6.1 Automatic Ke	eper Resistors	164
			U Suspend	
		4.14.6.3 Stopping IPC	Clock When Not In Use	164
	4.14.7			
		4.14.7.1 Hardware Co	nsiderations	166
		4.14.7.2 Programming]	166
		4.14.7.3 Resume Rec	overy Time	167
		4.14.7.4 PPWR[1:0] S	Suspend Auto Toggle Feature	167
	4.14.8	Programmable Chip Se	elect Feature	167
4.15	System	Management Interrup	t (SMI)	169
	4.15.1	SMI Operation and Initi	ialization	170
		4.15.1.1 Loading Initia	al SMM Code and Data	170
		4.15.1.2 Run-Time SN	/II Address Relocation	172
	4.15.2	SMI Event Generation		172
		4.15.2.1 Time-out Eve	ent Generation of SMI	172
		4.15.2.2 Access Even	t Generation of SMI	173
		4.15.2.3 Interrupt Eve	nt Generation of SMI	174



912-3000-032

Revision: 1.0

Page vii

Table of Contents (cont.)

		4.15.2.4 DRQ Event Generation of SMI	174			
		4.15.3 Enabling of Events to Generate SMI	175			
		4.15.3.1 PMI #25 Triggers	175			
		4.15.4 Servicing an SMI	177			
		4.15.4.1 PMI Source Register Details	178			
		4.15.4.2 EPMI Pin PMI Sources	178			
		4.15.5 I/O SMI Trap Indication	178			
	4.16	Utility Registers	179			
	4.17	ISA Bus Hot Docking Feature	180			
5.0	Regi	ster Descriptions	184			
	5.1	82C557 Register Space	185			
		5.1.1 82C557 PCI Configuration Registers	185			
		5.1.2 82C557 System Control Registers	187			
	5.2	82C558N Register Space	194			
		5.2.1 82C558N PCI Configuration Register Space	194			
		5.2.2 82C558N Power Management Register Descriptions	200			
	5.3	Miscellaneous System Control Registers	216			
6.0	Maxi	mum Ratings	219			
	6.1	Absolute Maximum Ratings	219			
	6.2	DC Characteristics: 5.0 Volt (VCC = 5.0V ±5%, TA = 0°C to +70°C)	219			
	6.3	DC Characteristics: 3.3 Volt (VDD = 3.3V ±5%, TA = 0°C to +70°C)	219			
	6.4	82C556 AC Characteristics (66MHz - Preliminary)	220			
	6.5	82C557 AC Characteristics (66MHz - Preliminary)	221			
	6.6	82C558N AC Characteristics (66MHz - Preliminary)	223			
	6.7	AC Timing Diagrams	224			
7.0	Test Mode Information22					
	7.1	82C556 Testability	227			
		7.1.1 82C556 NAND Tree Test (Test Mode 1)	227			
	7.2	82C557 Testability	227			
		7.2.1 82C557 NAND Tree Test (Test Mode 1)				
	7.3	82C558N Testability				
		7.3.1 82C558N NAND Tree Test (Test Mode 1)				
		7.3.2 Drive High/Drive Low Test (Test Modes 2 and 3)	231			
8.0	Meci	nanical Package Outlines	233			



Page viii

Revision: 1.0

912-3000-032

= 9004196 0001155 327 **=**

Table of Contents (cont.)

٩.٥	Acce	Accessing the BBS					
	A.1	Paging	g the SYSOP	237			
	A.2	Syster	m Requirements	237			
	A.3	Calling	g In/Hours of Operation	237			
	A.4	Loggir	ng On for the First Time	237			
	A.5			237			
	A.6	Using	the BBS	237			
		A.6.1	Reading Bulletins	237			
		A.6.2	Sending/Receiving Messages	238			
		A.6.3	Finding Information	238			
		A.6.4	Downloading Files From OPTi	238			
		A.6.5	Uploading Files To OPTi	238			
		A.6.6	Logging Off	238			
		A.6.7	Logging Back on Again	238			
	A.7	The M	lenus	238			
		A.7.1	Menu Selections	239			



912-3000-032

Revision: 1.0

Page ix

9004196 0001156 263

List of Figures

Figure 1-1	Viper-N System Block Diagram	1
Figure 2-1	82C556 Block Diagram	3
Figure 2-2	82C557 Block Diagram	4
Figure 2-3	82C558N Block Diagram	5
Figure 3-1	82C556 Pin Diagram (176-Pin TQFP)	7
Figure 3-2	82C556 Pin Diagram (160-Pin PQFP)	10
Figure 3-3	82C557 Pin Diagram	17
Figure 3-4	82C558N Pin Diagram	34
Figure 3-5	PCI Interrupts Mapping Matrix	52
Figure 4-1	CPU and 82C557 Clock Distribution	57
Figure 4-2	Clock Distribution Method for VL Bus and PCI Connectors (Async. PCI and VL Bus)	58
Figure 4-3	Clock Distribution Method for VL Bus and PCI Connectors (Sync. PCI and VL Bus)	58
Figure 4-4	L2 Cache Read Hit Cycle - Async. SRAMs (Double Bank)	62
Figure 4-5	L2 Cache Read Hit Cycle - Sync. SRAMs	63
Figure 4-6	L2 Cache Read Hit Cycle Async. SRAMs (Single Bank)	64
Figure 4-7	Write Hit Burst Cycle for Write-Back Mode - Async. SRAM (Double Bank)	65
Figure 4-8	Write Hit Burst Cycle for Write-Back Mode (Single Bank) - Async. SRAM	66
Figure 4-9	Write Hit Burst Cycle for Write-Back Mode - Sync. SRAM	67
Figure 4-10	L2 Cache Read Miss Clean Burst of 8-3-3-3 (Linefill Cycle) - Async. SRAMs	69
Figure 4-11	L2 Cache Read Miss Clean Burst of 8-3-3-3 (Linefill Cycle) - Sync. SRAMs	70
Figure 4-12	L2 Cache Read Miss Dirty Cycle - Async. SRAMs	71
Figure 4-13	L2 Cache Write Miss Burst Cycle (4-3-3-3) - Async. SRAMs	72
Figure 4-14	L2 Cache Write Miss Burst Cycle - Sync. SRAMs	73
Figure 4-15	82C557 Internal Tag Comparator Block Diagram	75
Figure 4-16	32Kx8 and 32Kx1 Split Tag/Dirty RAM Implementation	77
Figure 4-17	32Kx9 Combined Tag/Dirty RAM Implementation	77
Figure 4-18	32Kx8 Combined Tag/Dirty RAM Implementation	77
Figure 4-19	32Kx8 and 32Kx8 Combined Tag/Dirty RAM Implementation	78
Figure 4-20	32Kx8 and 32Kx8 Combined Tag/Dirty RAM Implementation (Separate Devices)	78
Figure 4-21	ISA DMA/Master Read (L1 cache with non-modified line)	81
Figure 4-22	ISA DMA/Master Read (L1 cache with modified line)	82
Figure 4-23	ISA DMA/Master Write (L1 cache with modified line)	83



912-3000-032 Revision: 1.0 Page xi

■ 9004196 0001157 1TT ■

List of Figures (cont.)

Figure 4-24	DRAM Read Page Miss with RAS Active Read Cycle	100
Figure 4-25	DRAM Page Miss with RAS Active Write Cycle	101
Figure 4-26	ISA Master Synchronization	103
Figure 4-27	PCI Master Read from Local Memory	110
Figure 4-28	CPU Read from PCI, 32 Bits	111
Figure 4-29	CPU Write to PCI, 32 Bits	112
Figure 4-30	CPU Read from PCI, 64 Bits	113
Figure 4-31	CPU Read from VL Slave	114
Figure 4-32	CPU Write to VL Slave	115
Figure 4-33	ISA Master Read from PCI	116
Figure 4-34	ISA Master Write to PCI	117
Figure 4-35	ISA Master Read from ISA Slave	118
Figure 4-36	ISA Master Write to ISA Slave	119
Figure 4-37	Multiplexed Input Sampling Points	122
Figure 4-38	Connections with Keyboard Emulation Disabled	131
Figure 4-39	Activity Monitoring Block Diagram	137
Figure 4-40	Thermal Management Block Diagram	157
Figure 4-41	Insertion Times	182
Figure 4-42	HDI Input Deasserted Within Time-out Period	182
Figure 4-43	HDI Input Not Deasserted Within Time-out Period (SMI generated on time-out)	183
Figure 6-1	Setup Timing Waveform	224
Figure 6-2	Hold Timing Waveform	225
Figure 6-3	Output Delay Timing Waveform	225
Figure 6-4	Float Delay Timing Waveform	226
Figure 8-1	176-Pin Thin Quad Flat Pack (TQFP)	233
Figure 8-2	160-Pin Plastic Quad Flat Pack (PQFP)	234
Figure 8-3	208-Pin Thin Quad Flat Pack (TQFP)	235
Figure 8-4	208-Pin Plastic Quad Flat Package (PQFP)	236



Page xii

Revision: 1.0

912-3000-032

9004196 0001158 036

List of Tables

Table 3-1	Signal Definitions Legend	6
Table 3-2	82C556 Numerical Pin Cross-Reference List (176-Pin TQFP)	
Table 3-3	82C556 Alphabetical Pin Cross-Reference List (176-Pin TQFP)	
Table 3-4	82C556 Numerical Pin Cross-Reference List (160-Pin PQFP)	
Table 3-5	82C556 Alphabetical Pin Cross-Reference List (160-Pin PQFP)	
Table 3-6	82C556 Encoded Commands	16
Table 3-7	82C557 Numerical Pin Cross-Reference List	18
Table 3-8	82C557 Alphabetical Pin Cross-Reference List	20
Table 3-9	82C557 Pin Status During Suspend	32
Table 3-10	82C558N Numerical Pin Cross-Reference List	35
Table 3-11	82C558N Alphabetical Pin Cross-Reference List	37
Table 3-12	82C558N Group-Wise Programmable Pins - Group 1	53
Table 3-13	82C558N Group-Wise Programmable Pins - Group 2	53
Table 3-14	82C558N Group-Wise Programmable Pins - Group 3	53
Table 3-15	82C558N Group-Wise Programmable Pins - Group 4	54
Table 3-16	82C558N Pin-Wise Programmable Pin #1	54
Table 3-17	82C558N Pin-Wise Programmable Pin #2	54
Table 3-18	IDE Support Signals	54
Table 3-19	82C558N Pin Status During Suspend	55
Table 4-1	Burst Type Select Register Bit	59
Table 4-2	Burst Modes	60
Table 4-3	SRAM Bank Support Register Bit	61
Table 4-4	Register Bits Associated with Write Policies	74
Table 4-5	Tag Compare Table	75
Table 4-6	Tag/Dirty RAM Control Register Bits	76
Table 4-7	Test Mode Selection/Control Bits	79
Table 4-8	DMA/Master Read Cycle Summary	80
Table 4-9	DMA/Master Write Cycle Summary	80
Table 4-10	Cacheability Area Control Bits	85
Table 4-11	Shadow Control Register Bits	86
Table 4-12	SYSCFG 08h[0]	
Table 4-13	Cacheability Methods	
Table 4-14	SRAM Requirements	



912-3000-032

Revision: 1.0

Page xi

■ 9004196 0001159 T72 ■

List of Tables (cont.)

Table 4-15	Signal Functionality for Synchronous SRAM Implementation	8
Table 4-16	Register Bits Associated with SRAM Support	89
Table 4-17	Cache Module Register Support	91
Table 4-18	Data SRAM Asynchronous Configurations	92
Table 4-19	Data SRAM (Asynchronous) and Tag SRAM Speed Requirements	92
Table 4-20	Data SRAM (Synchronous) Configurations	92
Table 4-21	Data SRAM (Synchronous) Speed Requirements	92
Table 4-22	Tag SRAM Speed Requirements for Synchronous SRAMs	92
Table 4-23	SRAM Comparisons	93
Table 4-24	Skew Control Bits	93
Table 4-25	Full Memory Decode Mode and RAS Selection Bits	94
Table 4-26	DRAM Configuration Related Register Bits	95
Table 4-27	DRAM Row/Column MA to Address Bit Map	96
Table 4-28	DRAM Programmable Control	96
Table 4-29	Drive Strength Control Bit	97
Table 4-30	DRAM Operation Programming Bits	98
Table 4-31	DRAM Timing Mode Summary	99
Table 4-32	DRAM Parity and Refresh Logic Associated Register Bits	102
Table 4-33	DRAM Hole Control Related Registers	104
Table 4-34	Register Bits Associated with Backward Compatibility for OPTi's 82C546/82C547 Chipset	105
Table 4-35	DRAM Configurations	105
Table 4-36	ISA and VL Bus Space Access Bits	106
Table 4-37	Byte/Word Merge Feature Register Bits	108
Table 4-38	Delay Back-to-Back ISA Cycle Register Bit	120
Table 4-39	Registers Associated with ROMCS#	121
Table 4-40	Internal IPC Configuration Bits.	122
Table 4-41	INTC1 Initialization Command Words	123
Table 4-42	INTC2 Initialization Command Words	123
Table 4-43	INTC1 and INTC2 Operational Command Words.	124
Table 4-44	Interrupt Controller Shadow Register Index Values	125
Table 4-45	DMA Address and Count Registers	125
Table 4-46	DMA Control and Status Registers	125



Page xiv Revision: 1.0 912-3000-032

9004196 0001160 794 📟

List of Tables (cont.)

Table 4-47	DMAC1 Control and Status Bits	126
Table 4-48	DMAC2 Control and Status Bits	127
Table 4-49	DMA Commands	127
Table 4-50	Timer Control and Status Registers	128
Table 4-51	Timer Control Bits	128
Table 4-52	Timer Support Shadow Registers	129
Table 4-53	RTC Index Register - I/O Port 070h (WO)	130
Table 4-54	RTC Index Shadow Register - Index 98h (RO)	130
Table 4-55	IRQ8 Polarity Bit - SYSCFG 50h	130
Table 4-56	Keyboard Emulation Disable Bit	131
Table 4-57	IDE Interface Control	133
Table 4-58	Automatic Cycle Settings Available through SYSCGF ACh[7:4]	133
Table 4-59	611 Register Set	134
Table 4-60	Operation with Primary I/O Range Selected	135
Table 4-61	Operation with Secondary I/O Range Selected	135
Table 4-62	Timer Control Bits	138
Table 4-63	Time Interval Choices Applicable to _TIMER Settings	139
Table 4-64	Timer Clock Source Selection Registers	139
Table 4-65	Timer Source Registers	140
Table 4-66	ACCESS Events and their Enabling Bit Locations	141
Table 4-67	PMU Control Registers	142
Table 4-68	General Purpose Access 1, 2, 3, and 4 Registers	143
Table 4-69	Activity Tracking Registers	145
Table 4-70	Idle Reload Source Registers	146
Table 4-71	External PMI Source Summary	147
Table 4-72	EPMI Programming Registers	148
Table 4-73	Power Management Event Status	149
Table 4-74	Register Bits Associated with STPCLK# Feature	150
Table 4-75	Doze Reset Bit	151
Table 4-76	Register Bits that Select Doze Mode Reset Events	152
Table 4-77	Hardware and Software Doze Mode Registers	154
Table 4-78	SMI Generation on Doze Time-Out	155



912-3000-032

Revision: 1.0

Page xv

- 9004196 0001161 620

List of Tables (cont.)

Table 4-79	PCI Bus Doze Reset Registers	155
Table 4-80	Operating Mode Power Levels	156
Table 4-81	Thermal Management Registers	159
Table 4-82	Suspend Control Register Bits	161
Table 4-83	Suspend Mode Power Saving Feature Bits	161
Table 4-84	SUS/RES# and Resume Event Associated Register Bits	163
Table 4-85	Resume Source (Read Only)	163
Table 4-86	Keeper Resistors, 0V CPU Suspend, and Stopping IPC Clock Register Bits	165
Table 4-87	Power Control Register Bits	166
Table 4-88	Resume Recovery and Suspend Auto Toggle Register Bits	167
Table 4-89	Programmable Chip Select Registers	168
Table 4-90	SMI Sources	169
Table 4-91	SMIACT# Interpretation	170
Table 4-92	SMRAM Access Control Bits	171
Table 4-93	Software SMI Enable Register Bits	172
Table 4-94	Current and Next Access Registers	173
Table 4-95	INTRGRP IRQ Select Register Bits	174
Table 4-96	DMA DRQ Trap SMI Register Bits	174
Table 4-97	SMI Event Enable Registers	175
Table 4-98	SMI Service Registers	177
Table 4-99	I/O SMI Trap Indication Registers	178
Table 4-100	Utility Registers	179
Table 4-101	Hot Docking Control Register Bits	180
Table 5-1	Register Locations and Access Mechanisms Summary	184
Table 5-2	82C557 PCI Configuration Registers - PCIDV0 00h-43h	185
Table 5-3	82C557 System Control Registers - SYSCFG 00h-19h	187
Table 5-4	82C558N PCI Configuration Registers - PCIDV1 00h-3Fh	194
Table 5-5	82C558N System Control Registers - PCIDV1 40h-FFh	196
Table 5-6	82C558N Power Management Registers: SYSCFG 40h-F2h	200
Table 5-7	System I/O Space Register Map	
Table 7-1	82C556 NAND Tree Test Mode Pins for 176-Pin TQFP	
Table 7-2	82C556 NAND Tree Test Mode Pins for 160-Pin PQFP	229



Page xvi Revision: 1.0

912-3000-032

9004196 0001162 567 **9**

List of Tables (cont.)

Table 7-3	82C557 NAND Tree Test Mode Pins	230
Table 7-4	Drive High/Drive Low Test Mode Pins	231
Table 7-5	82C558N NAND Tree Test Mode Pins	232

OPTi

912-3000-032

Revision: 1.0

Page xvii

■ 9004196 0001163 4T3 ■



Viper Notebook Chipset

1.0 Features

CPU Interface

- Fully supports Intel's 3.3V Pentium™ Processor and dual processor configuration at 50, 60, and 66.667MHz
- Supports P54C[™], P55C[™], K5[™], and M1[™] processors
- Supports the Cyrix® M1 Processor linear burst mode
- Three chip solution:
 - 82C556 DBC (Data Buffer Controller) in a 160-pin PQFP (Plastic Quad Flat Pack) or 176-pin TQFP (Thin Quad Flat Pack)
 - 82C557 SYSC (System Controller) in a 208-pin PQFP or TQFP
 - 82C558N IPC (Integrated Peripherals Controller) in a 208-pin PQFP or TQFP
- Supports CPU address pipelining

Cache Interface


 Write-back/write-through, direct-mapped cache with size selections: 64KB, 128KB, 256KB, 1MB and 2MB

- Support for synchronous and asynchronous SRAMs, pipelined synchronous SRAMs, and Intel standard BSRAMs (BiCMOS SRAMs)
- Support for the Sony SONIC-2WP™ Cache Module
- · Programmable cache write policy:
 - Write-back
 - Write-through
 - Adaptive write-back
- Built-in tag auto-invalidation circuitry
- Fully programmable 3-2-2-2 asynchronous cache burst read/write cycles, 3-1-1-1/2-1-1-1 burst read/write support at 66/50MHz
- Options for cacheable, write protected, system and video BIOS

DRAM Interface

 Supports six banks of 64-bit wide DRAMs with 256KB, 512KB, 1MB, 2MB, 4MB, 8MB and 16MB addressing page mode DRAMs

Figure 1-1 Viper-N System Block Diagram



912-3000-032 Revision: 1.0 Page 1

Features (cont.)

- Supports DRAM configurations up to 512MB
- Supports 3-3-3 pipelined DRAM burst cycles
- 64-bit DRAM post write buffer
- Programmable drive currents for the DRAM control signals
- · Hidden refresh with CAS-before-RAS refresh supported
- Support for two programmable non-cacheable memory regions

PCI Interface

- Interfaces the CPU and standard buses to both Peripheral Component Interconnect (PCI) and VL bus operating in synchronous/asynchronous modes, with VL bus always running at PCI bus operating frequency
- Supports three PCI masters, one VL slave, and six ISA peripherals
- Supports PCI pre-snoop for PCI masters
- PCI byte/word merge support for CPU accesses to PCI bus, and support for PCI pre-fetch
- · Burst mode PCI accesses to local memory supported

Miscellaneous

- Integrated two drive VL-based IDE controller
- Self-refresh supported during Suspend mode
- Support for flash ROM
- Shadow RAM option
- Transparent 8042 emulation for fast CPU reset and Gate A20 generation
- Supports Port 092h, fast Gate A20 and fast reset
- Includes a fully integrated 82C206 with external real-time clock (RTC) interface

2.0 Overview

The OPTi Viper (82C556/557/558N) Notebook Chipset provides a highly integrated solution for fully compatible, high performance PC/AT platforms based on Intel's 3.3V Pentium Processor, Cyrix's M1 Processor, and AMD's K5 Processor. The chipset provides 64-bit core logic, integrated PCI and VL support, and sophisticated power management features. This highly integrated approach supplies the foundation for a cost effective platform without compromising performance. Its feature set furnishes an array of control and status monitoring options that are accessed through a simple and straightforward interface. All major BIOS vendors provide extensive software hooks that allow system designers to integrate their own special features with minimal effort.

The Viper Notebook Chipset is comprised of three chips:

- · 82C556 Data Buffer Controller (DBC),
- 82C557 System Controller (SYSC).
- 82C558N Integrated Peripherals Controller (IPC)



Page 2

Revision: 1.0

912-3000-032

= 9004196 0001165 276 **=**

2.1 82C556 Data Buffer Controller (DBC)

The 82C556 DBC performs the task of buffering the CPU to the DRAM memory data path. It also performs parity checking.

- CPU to memory data buffer
- · CPU to local bus buffer
- · Memory to local bus buffer
- 176-pin TQFP or 160-pin PQFP

Figure 4-1 shows a block diagram of the 82C556 DBC.

2.2 82C557 System Controller (SYSC)

The 82C557 SYSC provides the control functions for the host CPU interface, the 64-bit Level-2 (L2) cache, the 64-bit DRAM bus, the VL bus interface, and the PCI interface. The SYSC also controls the data flow between the CPU bus, the DRAM bus, the local buses, and the 8/16-bit ISA bus. The SYSC interprets and translates cycles from the CPU, PCI bus master, ISA master, and DMA to the host memory, local bus slave, PCI bus slave, or ISA bus devices.

- · 3.3V CPU interface
- DRAM controller
- · L2 cache controller
- · L1 cache controller
- PCI interface

- · Arbitration logic
- Data bus buffer control (memory data bus to and from host data bus)
- · VL bus interface
- · 208-pin PQFP or TQFP

Figure 4-2 shows a block diagram of the 82C557 SYSC.


2.3 82C558N Integrated Peripherals Controller (IPC)

The 82C558N Integrated Peripherals Controller (IPC) contains the ISA bus controller and includes an 82C206, RTC interface, DMA controller, PCI arbitration logic, and a sophisticated system power management unit. It also includes buffers and steering control for the 32-bit PCI interface.

- · ISA bus controller
- Integrated 82C206 IPC
- · CPU thermal management functions
- · System power management functions
- · PCI local bus interface
- Keyboard emulation of A20M# and CPU warm reset
- · Port B and Port 92h Register
- · 208-pin PQFP or TQFP

Figure 4-3 shows a block diagram of the 82C558 IPC.

Figure 2-1 82C556 Block Diagram




OPTi

912-3000-032 Revision: 1.0

Page 3

9004196 0001166 102 **=**

Figure 2-2 82C557 Block Diagram






Page 4 Revision: 1.0

912-3000-032

-- 9004196 0001167 049 **--**

Figure 2-3 82C558N Block Diagram





912-3000-032 Revision: 1.0 Page 5

■ 9004196 0001168 T85 ■

3.0 Signal Definitions

3.1 Terminology/Nomenclature Conventions

The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms "assertion" and "negation" are used extensively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term "assert", or "assertion" indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term "negate", or "negation" indicates that a signal is inactive.

Some of the pin functions in the Viper-N Chipset are timemultiplexed, some have strap options, and some are selected via register programming. Included in each device's signal description is a column titled "Selected By" which explains how to implement/invoke the various functions that a pin may have. The terms PCIDV0, PCIDV1, and SYSCFG relate to registers located in the PCI Configuration Register Spaces and System Configuration Register Space of the Viper-N Chipset. Refer to Section 5.0, "Register Descriptions" for more details regarding these register spaces and their access mechanisms.

The tables in this section use several common abbreviations. Table 3-1 lists the mnemonics and their meanings. Note that TTL/CMOS/Schmitt-trigger levels pertain to inputs only. Outputs are driven at CMOS levels.

Table 3-1 Signal Definitions Legend

Mnemonic	Description	
смоѕ	CMOS-level compatible	
Ext	External	
G	Ground	
Int	Internal	
I/O	Input/Output	
OD	Open drain	
Р	Power	
PD	Pull-down resistor	
PU	Pull-up resistor	
S	Schmitt-trigger	
TTL	TTL-level compatible	
VCC3	3.3V power plane only	
VCC5	5.0V power plane only	
VCC_AT	ISA bus power plane, 3.3V or 5.0V	
VCC_MEM	Memory power plane, 3.3V or 5.0V	




Page 6 Revision: 1.0

912-3000-032

== 9004196 0001169 911 ==







912-3000-032

Revision: 1.0

Page 7

== 9004196 0001170 633 |

Table 3-2 82C556 Numerical Pin Cross-Reference List (176-Pin TQFP)

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
1	NC			
2	NC			
3	HD0	VO-TTL	4	VCC3
4	HD1	I/O-TTL	4	VCC3
5	HD2	I/O-TTL	4	VCC3
6	HD3	VO-TTL	4	VCC3
7	HD4	VO-TTL	4	VCC3
8	HD5	VO-TTL	4	VCC3
9	HD6	VO-TTL	4	VCC3
10	HD7	VO-TTL	4	VCC3
11	HD8	I/O-TTL	4	VCC3
12	HD9	VO-TTL	4	VCC3
13	HD10	VO-TTL	4	VCC3
14	HD11	VO-TTL	4	VCC3
15	HD12	VO-TTL	4	VCC3
16	HD13	VO-TTL	4	VCC3
17	HD14	VO-TTL	4	VCC3
18	HD15	VO-TTL	4	VCC3
19	HD16	VO-TTL	4	VCC3
20	HD17	VO-TTL	4	VCC3
21	HD18	VO-TTL	4	
22	VCC3	I-P	+	VCC3
			 	1/000
23	HD19	I/O-TTL	4	VCC3
24	HD20	VO-TTL	4	VCC3
25	GND	I-G	\perp	
26	GND	I-G	ļ	
27	HD21	VO-TTL	4	VCC3
28	HD22	I/O-TTL	4	VCC3
29	HD23	VO-TTL	4	VCC3
	HD24	VO-TTL	4	VCC3
31	HD25	VO-TTL	4	VCC3
32	VCC3	I-P		
33	HD26	VO-TTL	4	VCC3
34	HD27	VO-TTL	4	VCC3
35	HD28	VO-TTL	4	VCC3
36	HD29	VO-TTL	4	VCC3
37	HD30	VO-TTL	4	VCC3
38	HD31	VO-TTL	4	VCC3
39	HD32	VO-TTL	4	VCC3
40	HD33	VO-TTL	4	VCC3
41	HD34	VO-TTL	4	VCC3
42	HD35	VO-TTL	4	VCC3
43	NC		1	
44	NC		1	
45	NC		 	
46	NC	<u> </u>		
47	HD36	VO-TTL	4	VCC3
	HD37	VO-TTL	4	VCC3
	HD38	VO-TTL	4	VCC3
	HD39	VO-TTL	4	VCC3
		VO-TTL	4	VCC3
_	HD40 HD41			VCC3
		VO-TTL	4	
	HD42	VO-TTL	4	VCC3
	HD43	VO-TTL	4	VCC3
	HD44	VO-TTL	4	VCC3
	GND	1-G		11000
_	HD45	VO-TTL	4	VCC3
	HD46	VO-TTL	4	VCC3
	HD47	VO-TTL	4	VCC3
60	HD48	VO-TTL	4	VCC3
61	HD49	VO-TTL	4	VCC3

Cross-Reference List (176-Pin 10				
Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
62	HD50	VO-TTL	4	VCC3
63	HD51	VO-TTL	4	VCC3
	HD52	I/O-TTL	4	VCC3
65	VCC3	Ι-P	ļ	
66	HD53	VO-TTL	4	VCC3
67	HD54	VO-TTL	4	VCC3
68 69	HD55	I/O-TTL	4	VCC3
70	HD56 HD57	VO-TTL	4	VCC3
71	HD58	VO-TTL	4	VCC3
72	HD59	I/O-TTL	4	VCC3
	HD60	I/O-TTL	4	VCC3
74	HD61	VO-TTL	4	VCC3
75	HD62	I/O-TTL	4	VCC3
76	GND	I-G		
77	HD63	I/O-TTL	4	VCC3
78	MD0#	I/O-CMOS	4	VCC_MEM
79	MD1#	VO-CMOS	4	VCC_MEM
80	MD2#	VO-CMOS	4	VCC_MEM
81	MD3#	I/O-CMOS	4	VCC_MEM
82	MD4#	VO-CMOS	4	VCC_MEM
83	MD5#	VO-CMOS	4	VCC_MEM
84	MD6#	VO-CMOS	4	VCC_MEM
85	MD7#	VO-CMOS	4	VCC_MEM
86	MD8#	VO-CMOS	4	VCC_MEM
87	NC			
88	NC			
89	NC			
90	NC	110 01100		VOC MEN
91 92	MD9#	I/O-CMOS	4	VCC_MEM
93	MD10# MD11#	I/O-CMOS	4	VCC_MEM
94	MD12#	I/O-CMOS	4	VCC_MEM
95	MD13#	I/O-CMOS	4	VCC_MEM
96	MD14#	I/O-CMOS	4	VCC_MEM
97	MD15#	I/O-CMOS	4	VCC_MEM
98	MD16#	I/O-CMOS	4	VCC MEM
99	MD17#	I/O-CMOS	4	VCC_MEM
100	GND	I-G		
101	VCC_MEM	I-P		
102	MD18#	I/O-CMOS	4	VCC_MEM
103	MD19#	I/O-CMOS	4	VCC_MEM
104	MD20#	I/O-CMOS	4	VCC_MEM
105	MD21#	I/O-CMOS	4	VCC_MEM
106	MD22#	I/O-CMOS	4	VCC_MEM
	MD23#	I/O-CMOS	4	VCC_MEM
108	MD24#	I/O-CMOS	4	VCC_MEM
_	MD25#	I/O-CMOS	4	VCC_MEM
	VCC_MEM	I-P		
	MD26#	I/O-CMOS	4	VCC_MEM
	GND	I-G		
	GND MD27#	I-G	\vdash	VCC MEN
	MD27# MD28#	I/O-CMOS	4	VCC_MEM
116	MD29#	VO-CMOS	4	VCC_MEM
117	MD30#	I/O-CMOS	4	VCC_MEM
	MD31#	I/O-CMOS	4	VCC_MEM
119	MD32	I/O-CMOS	4	VCC_MEM
	MD33	I/O-CMOS	4	VCC_MEM
	MD34	I/O-CMOS	4	VCC_MEM
122	MD35	I/O-CMOS	4	VCC_MEM

')				
Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
123	MD36	VO-CMOS	4	VCC_MEM
124	MD37	I/O-CMOS	4	VCC_MEM
125	MD38	I/O-CMOS	4	VCC_MEM
126	MD39	I/O-CMOS	4	VCC_MEM
127	MD40	I/O-CMOS	4	VCC_MEM
128	MD41	I/O-CMOS	4	VCC_MEM
129	MD42	I/O-CMOS	4	VCC_MEM
130	MD43	I/O-CMOS	4	VCC_MEM
131	NC			
132	NC			
133	NC			
134	NC	110 01100		
135	MD44	VO-CMOS	4	VCC_MEM
136	MD45	VO-CMOS	4	VCC_MEM
137	MD46	I/O-CMOS	4	VCC_MEM
138		I/O-CMOS	4	VCC_MEM
139	MD48	I/O-CMOS	4	VCC_MEM
140	MD49 MD50	I/O-CMOS	4	VCC_MEM
$\overline{}$	VCC MEM	I/O-CMOS	4	VCC_MEM
143	MD51	I/O-CMOS	4	VCC_MEM
144	GND	I-G		VCC_MEM
145	MD52	VO-CMOS	4	VCC MEM
146	MD53	VO-CMOS	4	VCC MEM
147	MD54	VO-CMOS	4	VCC MEM
148	MD55	VO-CMOS	4	VCC MEM
149	MD56	I/O-CMOS	4	VCC MEM
150	MD57	VO-CMOS	4	VCC_MEM
151	MD58	VO-CMOS	4	VCC_MEM
152	MD59	I/O-CMOS	4	VCC_MEM
153	MD60	I/O-CMOS	4	VCC_MEM
154	MD61	I/O-CMOS	4	VCC_MEM
155	VCC_MEM	I-P	4	
156	MD62	I/O-CMOS	4	VCC_MEM
157	MD63	I/O-CMOS	4	VCC_MEM
158	MP7	I/O-CMOS	4	VCC_MEM
159	MP6	I/O-CMOS	4	VCC_MEM
160	MP5	I/O-CMOS	4	VCC_MEM
161	MP4	I/O-CMOS	4	VCC_MEM
	TMOD#			1400 14514
162	MP3	I/O-CMOS	4	VCC_MEM
163	3VDRAM# MP2	I/O-CMOS	4	VCC_MEM
163	SUSP LKG	1/O-CMICS		ACC MEN
164	GND	I-G		
165	MP1	I/O-CMOS	4	VCC_MEM
'	IDLE_LKG			
166	MPO	I/O-CMOS	4	VCC_MEM
	MPGEN			_
167	VCC5	I-P		
	MPERR#	0	4	VCC5
169	HDOE#	i-TTL		VCC5
170	MDOE#	I-TTL		VCC5
171	DBCOE1#	I-TTL		VCC5
_	DBCOE0#	I-∏L		VCC5
	DLE1#	I-TTL		VCC5
	DLEO#	I-∏L		VCC5
	NC	_		
176	NC			



Page 8 Revision: 1.0

912-3000-032

💻 9004196 0001171 57T 📟

Table 3-3 82C556 Alphabetical Pin Cross-Reference List (176-Pin TQFP)

	0203
Pin Name	Pin No.
DBCOE0#	172
DBCOE1#	171
DLE0#	174
DLE1#	173
GND	25
GND	26
GND	56
GND	76
GND	100
GND	112
GND	113
GND	144
GND	164
HD0	3
HD1	4
HD2	5
HD3	6
HD4	7
HD5	8
HD6	9
HD7	10
HD8	11
HD9	12
HD10	13
HD11	14
HD12	15
HD13	16
HD14	17
HD15	18
HD16	19
HD17	20
HD18	21
HD19	23
HD20	24
HD21	27
HD22	28
HD23	29

<u> </u>	D:-
Pin Name	Pin No.
HD24	30
HD25	31
HD26	33
HD27	34
HD28	35
HD29	36
HD30	37
HD31	38
HD32	39
HD33	40
HD34	41
HD35	42
HD36	47
HD37	48
HD38	49
HD39	50
HD40	51
HD41	52
HD42	53
HD43	54
HD44	55
HD45	57
HD46	58
HD47	59
HD48	60
HD49	61
HD50	62
HD51	63
HD52	64
HD53	66
HD54	67
HD55	68
HD56	69
HD57	70
HD58	71
HD59	72
HD60	73

s-Reference L	.ist (1
Din Name	Pin
Pin Name	No.
HD61	74
HD62	75
HD63	77
HDOE#	169
MD0#	78
MD1#	79
MD2#	80
MD3#	81
MD4#	82
MD5#	83
MD6#	84
MD7#	85
MD8#	86
MD9#	91
MD10#	92
MD11#	93
MD12#	94
MD13#	95
MD14#	96
MD15#	97
MD16#	98
MD17#	99
MD18#	102
MD19#	103
MD20#	104
MD21#	105
MD22#	106
MD23#	107
MD24#	108
MD25#	109
MD26#	111
MD27#	114
MD28#	115
MD29#	116
MD30#	117
MD31#	118
MD32	119

PIN TQFP)	
Pin Name	Pin No.
MD33	120
MD34	121
MD35	122
MD36	123
MD37	124
MD38	125
MD39	126
MD40	127
MD41	128
MD42	129
MD43	130
MD44	135
MD45	136
MD46	137
MD47	138
MD48	139
MD49	140
MD50	141
MD51	143
MD52	145
MD53	146
MD54	147
MD55	148
MD56	149
MD57	150
MD58	151
MD59	152
MD60	153
MD61	154
MD62	156
MD63	157
MDOE#	170
MP0	166
MPGEN	
MP1	165
IDLE_LKG	


MP2 163 SUSP_LKG MP3 162 3VDRAM# MP4 161 TMOD# MP5 160 MP6 159 MP7 158 MPERR# 168 NC 1 NC 2 NC 43 NC 44 NC 45 NC 45 NC 37 NC 46 NC 37 NC 88 NC 89 NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 110	Pin Name	Pin No.
SUSP_LKG MP3 162 3VDRAM# 161 MP4 161 TMOD# 159 MP6 159 MP7 158 MPERR# 168 NC 1 NC 43 NC 45 NC 46 NC 87 NC 88 NC 89 NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC5 167 VCC_MEM 110 VCC_MEM 110 VCC_MEM 142		<u> </u>
MP3 162 3VDRAM# MP4 161 TMOD# MP5 160 MP6 159 MP7 158 MPERR# 168 NC 1 NC 2 NC 43 NC 44 NC 45 NC 46 NC 87 NC 88 NC 89 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 110		163
3VDRAM# MP4 161 TMOD# MP5 160 MP6 159 MP7 158 MPERR# 168 NC 1 NC 2 NC 43 NC 44 NC 45 NC 46 NC 87 NC 88 NC 131 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142		
MP4 161 TMOD# MP5 160 MP6 159 MP7 158 MP7 158 MPERR# 168 NC 1 NC 2 NC 43 NC 44 NC 45 NC 46 NC 87 NC 88 NC 89 NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	MP3	162
TMOD# MP5	3VDRAM#	
MP5 160 MP6 159 MP7 158 MP7 158 MPERR# 168 NC 1 NC 2 NC 43 NC 44 NC 45 NC 46 NC 87 NC 88 NC 89 NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142		161
MP6 159 MP7 158 MP7 158 MPERR# 168 NC 1 NC 2 NC 43 NC 44 NC 45 NC 46 NC 87 NC 88 NC 89 NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	TMOD#	
MP7 158 MPERR# 168 NC 1 NC 2 NC 43 NC 44 NC 45 NC 46 NC 87 NC 88 NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	MP5	160
MPERR# 168 NC 1 NC 2 NC 43 NC 44 NC 45 NC 46 NC 87 NC 88 NC 89 NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	MP6	159
NC 1 NC 43 NC 44 NC 45 NC 46 NC 87 NC 88 NC 89 NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	MP7	158
NC 2 NC 43 NC 44 NC 45 NC 46 NC 87 NC 88 NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 110 VCC_MEM 110 VCC_MEM 142	MPERR#	168
NC 43 NC 44 NC 45 NC 46 NC 87 NC 88 NC 89 NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	1
NC 44 NC 45 NC 46 NC 87 NC 88 NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	2
NC 45 NC 46 NC 87 NC 88 NC 90 NC 131 NC 132 NC 133 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	43
NC 46 NC 87 NC 88 NC 90 NC 131 NC 132 NC 133 NC 175 NC 176 VCC3 22 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	44
NC 87 NC 88 NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	45
NC 88 NC 89 NC 90 NC 131 NC 132 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	46
NC 89 NC 90 NC 131 NC 132 NC 134 NC 175 NC 176 VCC3 22 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	87
NC 90 NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	88
NC 131 NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	89
NC 132 NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	90
NC 133 NC 134 NC 175 NC 176 VCC3 22 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	131
NC 134 NC 175 NC 176 VCC3 22 VCC3 65 VCC5 167 VCC_MEM 110 VCC_MEM 142	NC	132
NC 175 NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	133
NC 176 VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	134
VCC3 22 VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	175
VCC3 32 VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	NC	176
VCC3 65 VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	VCC3	22
VCC5 167 VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	VCC3	32
VCC_MEM 101 VCC_MEM 110 VCC_MEM 142	VCC3	65
VCC_MEM 110 VCC_MEM 142	VCC5	167
VCC_MEM 142	VCC_MEM	101
	VCC_MEM	110
VCC_MEM 155	VCC_MEM	142
	VCC_MEM	155

OPTi

912-3000-032

Revision: 1.0

Page 9





Page 10 Revision: 1.0

912-3000-032

= 9004196 0001173 342 **==**

Table 3-4 82C556 Numerical Pin Cross-Reference List (160-Pin PQFP)

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
1	HD0	I/O-TTL	4	VCC3
2	HD1	I/O-TTL	4	VCC3
3	HD2	I/O-TTL	4	VCC3
4	HD3	I/O-TTL	4	VCC3
5	HD4	I/O-TTL	4	VCC3
6	HD5	I/O-TTL	4	VCC3
7	HD6	I/O-TTL	4	VCC3
8	HD7	I/O-TTL	4	VCC3
9	HD8	I/O-TTL	4	VCC3
10	HD9	I/O-TTL	4	VCC3
11	HD10	I/O-TTL	4	VCC3
12	HD11	I/O-TTL	4	VCC3
13	HD12	I/O-TTL	4	VCC3
14	HD13	I/O-TTL	4	VCC3
	HD14	I/O-TTL	4	VCC3
	HD15	I/O-TTL	4	VCC3
17	HD16	I/O-TTL	4	VCC3
18	HD17	I/O-TTL	4	VCC3
19	HD18		4	
20	VCC3	I/O-TTL I-P	4	VCC3
21				1/000
	HD19	1/0-TTL	4	VCC3
	HD20	1/O-TTL	4	VCC3
	GND	I-G	ļ	
	GND	I-G		
	HD21	I/O-TTL	4	VCC3
26	HD22	1/0-TTL	4	VCC3
27	HD23	I/O-TTL	4	VCC3
28	HD24	I/O-TTL	4	VCC3
29	HD25	1/O-∏L	4	VCC3
30	VCC3	I-P		
31	HD26	I/O-TTL	4	VCC3
\rightarrow	HD27	1/0-TTL	4	VCC3
33	HD28	I/O-TTL	4	VCC3
34	HD29	I/O-TTL	4	VCC3
35	HD30	I/O-TTL	4	VCC3
36	HD31	I/O-TTL	4	VCC3
37	HD32	I/O-TTL	4	VCC3
38	HD33	I/O-TTL	4	VCC3
39	HD34	I/O-TTL	4	VCC3
40	HD35	I/O-TTL	4	VCC3
41	HD36	I/O-TTL	4	VCC3
42	HD37	I/O-TTL	4	VCC3
43	HD38	I/O-TTL	4	VCC3
44	HD39	I/O-TTL	4	VCC3
45	HD40	I/O-TTL	4	VCC3
46	HD41	I/O-TTL	4	VCC3
47	HD42	I/O-TTL	4	VCC3
48	HD43	I/O-TTL	4	VCC3
49	HD44	I/O-TTL	4	VCC3
50	GND	1-G	 	
51	HD45	I/O-TTL	4	VCC3
52	HD46	I/O-TTL	4	VCC3
5∠ 53	HD46		4	VCC3
_	HD48	I/O-TTL	4	VCC3
54				

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane	
56	HD50	I/O-TTL	4	VCC3	
57	HD51	I/O-TTL	4	VCC3	
58	HD52	I/O-TTL	4	VCC3	
59	VCC3	I-P			
60	HD53	I/O-TTL	4	VCC3	
61	HD54	I/O-TTL	4	VCC3	
62	HD55	I/O-TTL	4	VCC3	
63	HD56	I/O-TTL	4	VCC3	
64	HD57	I/O-TTL	4	VCC3	
65	HD58	I/O-TTL	4	VCC3	
66	HD59	I/O-TTL	4	VCC3	
67	HD60	I/O-TTL	4	VCC3	
68	HD61	I/O-TTL	4	VCC3	
69	HD62	I/O-TTL	4	VCC3	
70	GND	I-G			
71	HD63	I/O-TTL	4	VCC3	
72	MD0#	I/O-CMOS	4	VCC_MEM	
73	MD1#	I/O-CMOS	4	VCC MEM	
74	MD2#	I/O-CMOS	4	VCC MEM	
75	MD3#	I/O-CMOS	4	VCC_MEM	
76	MD4#	I/O-CMOS	4	VCC MEM	
77	MD5#	I/O-CMOS	4	VCC MEM	
78	MD6#	I/O-CMOS	4	VCC MEM	
79	MD7#	I/O-CMOS	4	VCC MEM	
80	MD8#	I/O-CMOS	4	VCC MEM	
81	MD9#	I/O-CMOS	4	VCC MEM	
82	MD10#	I/O-CMOS	4	VCC MEM	
83	MD11#	I/O-CMOS	4	VCC MEM	
84	MD12#	I/O-CMOS	4	VCC MEM	
85	MD13#	I/O-CMOS	4	VCC MEM	
86	MD14#	I/O-CMOS	4	VCC MEM	
87	MD15#	I/O-CMOS	4	VCC MEM	
88	MD16#	I/O-CMOS	4	VCC MEM	
89	MD17#	I/O-CMOS	4	VCC MEM	
90	GND	I-G		TOO_INILIN	
91	VCC_MEM	I-P			
92	MD18#	I/O-CMOS	4	VCC MEM	
93	MD19#	I/O-CMOS	4	VCC MEM	
94	MD20#	I/O-CMOS	4	VCC MEM	
95	MD21#	I/O-CMOS	4	VCC MEM	
96	MD22#	I/O-CMOS	4	VCC MEM	
97	MD23#	I/O-CMOS	4	VCC MEM	
98	MD24#	I/O-CMOS	4	VCC MEM	
_	MD25#	I/O-CMOS	4	VCC_MEM	
_	VCC_MEM	I-P		AOO_INITIA	
	MD26#	I/O-CMOS	4	VCC MEM	
	GND	I-G		100_1112111	
_	GND	I-G			
103	MD27#	I/O-CMOS	4	VCC_MEM	
	MD28#	I/O-CMOS	4	VCC_MEM	
	MD29#	I/O-CMOS	4		
107	MD30#	I/O-CMOS	4		
_	MD30#	I/O-CMOS	4	VCC_MEM VCC MEM	
108	MD31# MD32	I/O-CMOS	4		
	MD32	I/O-CMOS	4		
110	INIDOO	NO-CNOS	4	VCC_MEM	

111 MD34 I/O-CMOS 4 VC 112 MD35 I/O-CMOS 4 VC 113 MD36 I/O-CMOS 4 VC 114 MD37 I/O-CMOS 4 VC 115 MD38 I/O-CMOS 4 VC	C MEM
113 MD36 I/O-CMOS 4 VC 114 MD37 I/O-CMOS 4 VC	-~_WLW
114 MD37 I/O-CMOS 4 VC	C_MEM
	C_MEM
115 MD38 1/0 CM06 4 1/6	C MEM
115 MD38	C MEM
116 MD39 I/O-CMOS 4 VC	C MEM
117 MD40 I/O-CMOS 4 VC	
118 MD41 I/O-CMOS 4 VC	C MEM
119 MD42 I/O-CMOS 4 VC	
120 MD43 I/O-CMOS 4 VC	C MEM
121 MD44 1/O-CMOS 4 VC	
122 MD45 I/O-CMOS 4 VC	
123 MD46 I/O-CMOS 4 VO	
124 MD47 I/O-CMOS 4 VO	
125 MD48 I/O-CMOS 4 VO	
126 MD49 I/O-CMOS 4 VC	
127 MD50 I/O-CMOS 4 VO	
128 VCC MEM I-P	<u>/O_IVILIUI</u>
129 MD51 I/O-CMOS 4 VO	C MEM
130 GND I-G	10 INITIAL
131 MD52 VO-CMOS 4 VO	С МЕМ
134 MD55 I/O-CMOS 4 VC	
135 MD56 I/O-CMOS 4 VC	
136 MD57 I/O-CMOS 4 VC	
137 MD58 I/O-CMOS 4 VC	
138 MD59 I/O-CMOS 4 VC	
139 MD60 I/O-CMOS 4 VC	
140 MD61 I/O-CMOS 4 VC	C_MEM
141 VCC_MEM I-P 4	
142 MD62 I/O-CMOS 4 VC	
143 MD63 I/O-CMOS 4 VC	
144 MP7 I/O-CMOS 4 VC	
145 MP6 I/O-CMOS 4 VC	C_MEM
146 MP5 I/O-CMOS 4 VC	C_MEM
147 MP4 I/O-CMOS 4 VC	C_MEM
TMOD#	
148 MP3 I/O-CMOS 4 VC	C_MEM
3VDRAM#	
149 MP2 I/O-CMOS 4 VC	C_MEM
SUSP_LKG	
150 GND I-G	
151 MP1 I/O-CMOS 4 VC	C_MEM
IDLE_LKG	
152 MP0 I/O-CMOS 4 VC	C_MEM
MPGEN	
153 VCC5 I-P	
154 MPERR# 0 4	VCC5
155 HDOE# I-TTL	VCC5
156 MDOE# I-TTL	VCC5
	VCC5
	VCC5
	VCC5



912-3000-032

Revision: 1.0

Page 11

9004196 0001174 289

Table 3-5 82C556 Alphabetical Pin Cross-Reference List (160-Pin PQFP)

Table 3-5	82C
Pin Name	Pin No.
DBCOE0#	158
DBCOE1#	157
DLE0#	160
DLE1#	159
GND	23
GND	24
GND	50
GND	70
GND	90
GND	102
GND	103
GND	130
GND	150
HD0	1
HD1	2
HD2	3
HD3	4
HD4	5
HD5	6
HD6	7
HD7	8
HD8	9
HD9	10
HD10	11
HD11	12
HD12	13
HD13	14
HD14	15
HD15	16
HD16	17
HD17	18
HD18	19
HD19	21

Alphabetical	Pin C
Pin Name	Pin No.
HD20	22
HD21	25
HD22	26
HD23	27
HD24	28
HD25	29
HD26	31
HD27	32
HD28	33
HD29	34
HD30	35
HD31	36
HD32	37
HD33	38
HD34	39
HD35	40
HD36	41
HD37	42
HD38	43
HD39	44
HD40	45
HD41	46
HD42	47
HD43	48
HD44	49
HD45	51
HD46	52
HD47	53
HD48	54
HD49	55
HD50	56
HD51	57
	!

HD52

s-Reference	List (1
Pin Name	Pin No.
HD53	60
HD54	61
HD55	62
HD56	63
HD57	64
HD58	65
HD59	66
HD60	67
HD61	68
HD62	69
HD63	71
HDOE#	155
MD0#	72
MD1#	73
MD2#	74
MD3#	75
MD4#	76
MD5#	77
MD6#	78
MD7#	79
MD8#	80
MD9#	81
MD10#	82
MD11#	83
MD12#	84
MD13#	85
MD14#	86
MD15#	87
MD16#	88
MD17#	89
MD18#	92
MD19#	93
MD20#	94

Pin PQFP)	
Pin Name	Pin No.
MD21#	95
MD22#	96
MD23#	97
MD24#	98
MD25#	99
MD26#	101
MD27#	104
MD28#	105
MD29#	106
MD30#	107
MD31#	108
MD32	109
MD33	110
MD34	111
MD35	112
MD36	113
MD37	114
MD38	115
MD39	116
MD40	117
MD41	118
MD42	119
MD43	120
MD44	121
MD45	122
MD46	123
MD47	124
MD48	125
MD49	126
MD50	127
MD51	129
MD52	131
MD53	132

	
Pin Name	Pin No.
MD54	133
MD55	134
MD56	135
MD57	136
MD58	137
MD59	138
MD60	139
MD61	140
MD62	142
MD63	143
MDOE#	156
MP0	152
MPGEN	
MP1	151
IDLE_LKG	
MP2	149
SUSP_LKG	
MP3	148
3VDRAM#	
MP4	147
TMOD#	<u> </u>
MP5	146
MP6	145
MP7	144
MPERR#	154
VCC3	20
VCC3	30
VCC3	59
VCC5	153
VCC_MEM	91
VCC_MEM	100
VCC_MEM	128
VCC_MEM	141



Page 12

Revision: 1.0

912-3000-032

| 9004196 0001175 115 ||

58

3.2 82C556 Signal Descriptions

3.2.1 Host Bus Interface Signals

Signal Name	Pin No. 176 TQFP	Pin No. 160 PQFP	Signal Type (Drive)	Signal Description
HD[63:0]	77, 75:66, 64:57, 55:47, 42:33, 31:27, 24, 23, 21:3	71, 69:60, 58:51, 49:31, 29:25, 22, 21, 19:1	I/O-TTL (4mA)	Host Data Bus: These pins are bidirectional and connected directly to the CPU data bus and L2 cache data lines. There are internal pull-downs on these lines which can be engaged during the Suspend mode or if the HD/MD lines are idle, depending on the strap information sampled on the MP1 and MP2 lines during power-on reset.

3.2.2 82C557 Interface Signals

Signal Name	Pin No. 176 TQFP	Pin No. 160 PQFP	Signal Type (Drive)	Signal Description
DBCOE[1:0]#	171, 172	157, 158	I-TTL	DBC Output Enables: These input signals are connected to the DBCOE[1:0]# output signals of the 82C557. These signals, along with MDOE# and HDOE#, form the encoded command sent from the 82C557 to the 82C556. These commands indicate the type of cycle currently underway and enables the 82C556 to perform the appropriate data steering, latching and direction control. The encoded commands are defined in Table 3-6.
MDOE#	170	156	I-TTL	Memory Data Output Enable: This signal is used along with DBCOE[1:0]# and HDOE# to form the encoded commands that are sent out by the 82C557. When asserted, MDOE# enables data to be put out on the MD bus. MDOE# is asserted for writes to DRAM, CPU writes to PCI, PCI reads from cache/DRAM, L2 cache write-back cycles, and PCI writes to DRAM.
HDOE#	169	155	I-TTL	Host Data Output Enable: This signal is used along with DBCOE[1:0]# and MDOE# to form the encoded commands that are sent out by the 82C557. When asserted, HDOE# enables data to be put out on the HD bus. HDOE# is asserted for CPU reads from DRAM/PCI/VL bus, PCI writes to cache, CPU linefills, Suspend mode indication, and reset state indication.
DLE[1:0]#	173, 174	159, 160	I-TTL	Data Latch Enables: These input signals are connected to the DLE[1:0]# output signals of the 82C557 and used to latch the HD and MD data bus depending on which cycle is occurring.



912-3000-032

Revision: 1.0

Page 13

9004196 0001176 051

82C556 Signal Descriptions (cont.)

3.2.3 DRAM Interface Signals

Signal Name	Pin No. 176 TQFP	Pin No. 160 PQFP	Signal Type (Drive)	Signal Description
MP7	158	144	I/O-CMOS (4mA)	Memory Parity: These pins (MP[7:0]) are connected directly to the system DRAM data bus. As outputs, these lines are only driven when DWE# is active.
				MP[7:4] can be configured as outputs for PCI master writes with the aid of the strap option on MP0. During power-up reset, MP[4:0] are used to provide strap functions. (See descriptions below.)
				MP[7:0] have internal pull-up resistors with a value approximately equal to 75Kohms which are enabled during reset. A stronger pull-down will be required to sample these pins low.
MP6	159	145	I/O-CMOS (4mA)	MP6: This pin must never be pulled low (default = 1). An external pull-up is recommended.
MP5	160	146	I/O-CMOS (4mA)	MP5: Test mode selection (default = 1). 0 = Enter Test Mode 0 (Tristate all outputs and bidirectional pins.) 1 = Enter Test Mode 1 (Tristate all bidirectional pins and present the end of NAND chain output on the MPERR# output.).
MP4+TMOD#	161	147	I/O-CMOS (4mA)	MP4+TMOD#: Enable test mode (default = 1). 0 = Enable (the test mode entered is dependent on the MP5 strap) 1 = Disable (Normal mode)
MP3+3VDRAM#	162	148	I/O-CMOS (4mA)	MP3+3VDRAM#: DRAM interface (default = 1). 0 = 3.3V DRAM interface 1 = 5.0V DRAM interface
MP2+SUSP_LKG	163	149	I/O-CMOS (4mA)	MP2+SUSP_LKG: Engage internal pull-downs on the CPU data bus (HD[63:0]) and internal pull-ups on the memory data bus (MD[63:0]) during Suspend mode (default = 1). 0 = Enable 1 = Disable No external pull-up/down needed. This strap is internally blocked if MP1 is sampled high during reset.
MP1+IDLE_LKG	165	151	I/O-CMOS (4mA)	MP1+IDLE_LKG: Engage internal pull-downs on the CPU data bus (HD[63:0]) and internal pull-ups on the memory data bus (MD[63:0]) if the data bus is Idle mode (default = 1). 0 = Disable 1 = Enable Note that the bus Idle condition includes the Suspend condition also because the buses are not driven in Suspend. This implies that an external pull-down strap to engage leakage control during Suspend is not needed on MP2.
MP0+MPGEN	166	152	I/O-CMOS (4mA)	MP0+MPGEN: Generate MP[7:4] during non-CPU master writes to DRAM high bits. (Default = 1) 0 = Disable (The 82C558N should be programmed to generate MP[7:4] on pins 115, 113, 112, and 52.) 1 = Enable



Page 14 Revision: 1.0 912-3000-032

■ 9004196 0001177 T98 🚥

82C556 Signal Descriptions (cont.)

Signal Name	Pin No. 176 TQFP	Pin No. 160 PQFP	Signal Type (Drive)	Signal Description
MD[63:32]	157, 156, 154:145, 143, 141:135, 130:119	143, 142, 140:131, 129, 127:109	I/O- CMOS (4mA)	Higher Order Memory Data Bus: These pins are connected directly to the higher order DRAM data bus and the 82C558N. This bus serves as a conduit for all high order reads/writes to and from system memory, CPU writes/reads to/from PCI/VL bus/ISA. These lines have internal pull-up resistors.
MD[31:0]#	118:114, 111, 109:102, 99:91, 86:78	108:104, 101, 99:92, 89:72	I/O- CMOS (4mA)	Lower Order Memory Data Bus: These pins are connected directly to the lower order DRAM data bus. During lower order CPU/PCI writes to DRAM, this bus carries the inverted version of the MD[31:0] bus or the MD[63:32] bus. These lines have internal pull-up resistors.
MPERR#	168	154	O- (4mA)	Memory Parity Error Indication: This pin is connected to the MPERR# input of the 82C558N. It indicates the detection of a parity error during a read from the system DRAM and is qualified within the 82C558N only when the PEN# output from the 82C557 is active.

3.2.4 Power, Ground, and NC Pins

Signal Name	Pin No. 176 TQFP	Pin No. 160 PQFP	Signal Type (Drive)	Signal Description
GND	25, 26, 56, 76, 100, 112, 113, 144, 164	23, 24, 50, 70, 90, 102, 103, 130, 150	I-G	Ground Connection
VCC3	22, 32, 65	20, 30, 59	I-P	Power Connection: 3.3V power plane
VCC5	167	153	I-P	Power Connection: 5.0V power plane
VCC_MEM	101, 110, 142, 155	91, 100, 128, 141	I-P	Power Connection: Memory power plane. Can be at 3.3V or 5.0V.
NC	1, 2, 43:46, 87:90, 131:134, 175, 176			No Connection: These pins should not be connected.



912-3000-032 Revision: 1.0 Page 15

9004196 0001178 924 📼

Table 3-6 82C556 Encoded Commands

Parameter	Description
DBCOE[1:0]# = 01 MDOE# = 0 HDOE# = 1	This code indicates that one of the following cycles is underway: - CPU write low order data to PCI - PCI read low order data from cache The 82C556 then, along with the appropriate control signals from the 82C557, performs the required data bus steering, buffering and latching control.
DBCOE[1:0]# = 11 MDOE# = 0 HDOE# = 1	This code indicates that one of the following cycles is underway: - L2 cache write-back cycle - CPU write to cache/DRAM - CPU write high order data to PCI - PCI read high order data from cache The 82C556 then, along with the appropriate control signals from the 82C557, performs the required data bus steering, buffering and latching control.
DBCOE[1:0]# = 10 MDOE# = 0 HDOE# = 1	This code indicates that the following cycle is underway: - PCI read low order data from DRAM The 82C556 then, along with the appropriate control signals from the 82C557, performs the required data bus steering, buffering and latching control.
DBCOE[1:0]# = 10 MDOE# = 1 HDOE# = 0	This code indicates that currently the system is in the Suspend state and all the buffer outputs should be tristated.
DBCOE[1:0]# = 00 MDOE# = 1 HDOE# = 0	This code indicates that one of the following cycles is underway: - CPU read 64 bits of data from PCI/VLB - CPU read high order data from PCI/VLB - CPU read low order data from PCI/VLB The 82C556 then, along with the appropriate control signals from the 82C557, performs the required data bus steering, buffering and latching control.
DBCOE[1:0]# = 00 MDOE# = 0 HDOE# = 0	This code indicates that the following cycle is underway: - PCI write to cache/DRAM The 82C556 then, along with the appropriate control signals from the 82C557, performs the required data bus steering, buffering and latching control.
DBCOE[1:0]# = 11 MDOE# = 1 HDOE# = 0	This code indicates that one of the following cycles is underway: - CPU read from DRAM, and the cache line being replaced is not dirty - CPU linefill The 82C556 then, along with the appropriate control signals from the 82C557, performs the required data bus steering, buffering and latching control
DBCOE[1:0]# = 11 MDOE# = 1 HDOE# = 1	This code indicates that one of the following cycles is underway: - PCI read from PCI - PCI write to PCI - PCI write VLB - CPU read/write cache hit - Idle The 82C556 then, along with the appropriate control signals from the 82C557, performs the required data bus steering, buffering and latching control.
DBCOE[1:0]# = 10 MDOE# = 1 HDOE# = 1	This code indicates that the following cycle is underway PCI read high order data from DRAM The 82C556 then, along with the appropriate control signals from the 82C557, performs the required data bus steering, buffering and latching control
DBCOE[1:0]# = 01 MDOE# = 1 HDOE# = 0	This code indicates that the system is in the reset state.




Page 16 Revision: 1.0

912-3000-032

3 9004196 0001179 860 **3**

Figure 3-3 82C557 Pin Diagram



OPTi

912-3000-032

Revision: 1.0

Page 17

- 9004196 0001180 582 **-**

Table 3-7 82C557 Numerical Pin Cross-Reference List

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
1	RESET	0	8	VCC3
2	M/IO#	I-TTL		VCC3
3	D/C#	I-TTL		VCC3
4	W/R#	I/O-TTL	4	VCC3
	INV			
	DIRTYO			
5	ADS#	1-TTL		VCC3
6	BRDY#	0	8	VCC3
7	NA#	0	8	VCC3
8	KEN#	0	8	VCC3
]	LMEM#			
9	EADS#	0	8	VCC3
	WB/WT#			
10	VCC3	I-P		
11	HOLD	0	8	VCC3
12	HLDA	I-TTL		VCC3
13	AHOLD	0	8	VCC3
14	LOCK#	I-TTL		VCC3
15	GND	I-G		
16	HA3	I/O-TTL	4	VCC3
17	HA4	I/O-TTL	4	VCC3
18	HA5	I/O-TTL	4	VCC3
19	HA6	I/O-TTL	4	VCC3
20	HA7	I/O-TTL	4	VCC3
21	HA8	I/O-TTL	4	VCC3
22	HA9	I/O-TTL	4	VCC3
23	HA10	I/O-TTL	4	VCC3
24	HA11	I/O-TTL	4	VCC3
25	HA12	I/O-TTL	4	VCC3
26	HA13	I/O-TTL	4	VCC3
27	HA14	I/O-TTL	4	VCC3
28	HA15	I/O-TTL	4	VCC3
29	HA16	I/O-TTL	4	VCC3
30	HA17	I/O-TTL	4	VCC3
31	HA18	I/O-TTL	4	VCC3
32	HA19	I/O-TTL	4	VCC3
33	HA20	I/O-TTL	4	VCC3
\vdash	HA21	I/O-TTL	4	VCC3
	HA22	I/O-TTL	4	VCC3
	HA23	I/O-TTL	4	VCC3
_	HA24	I/O-TTL	4	VCC3
38	GND	I-G		
39	HA25	I/O-TTL	4	VCC3
40		I/O-TTL	4	VCC3
41	HA27	I/O-TTL	4	VCC3
42		I/O-TTL	4	VCC3
43	VCC3	I-P		

Cross-Reference List				
Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
44	HA29	I/O-TTL	4	VCC3
45	HA30	I/O-TTL	4	VCC3
46	HA31	I/O-TTL	4	VCC3
47	BE7#	I-TTL		VCC3
48	BE6#	I-TTL		VCC3
49	BE5#	I-TTL		VCC3
50	BE4#	I-TTL		VCC3
51	BE3#	I-TTL		VCC3
52	BE2#	I-TTL		VCC3
53	BE1#	I-TTL		VCC3
54	BE0#	I-TTL		VCC3
55	HITM#	I-TTL		VCC3
56	SMIACT#	I-TTL		VCC3
57	CACHE#	I-TTL		VCC3
58	ECDOE#	0	8	VCC3
59	OCDOE#	0	8	VCC3
60	GND	I-G		
61	VCC3	I-P		
62	ECAWE#	0	8	VCC3
	CACSOO#			
63	OCAWE#	0	8	VCC3
	CACS1O#			
64	HACALE	0	8	VCC3
65	ECA4	0	8	VCC3
	ADSC#			
66	OCA4	0	8	VCC3
	ECA3			
	ADV#			
67	CACS7#	0	4	VCC3
	CAWE7#			
68	CACS6#	0	4	VCC3
	CAWE6#			
69	CACS5#	0	4	VCC3
	CAWE5#			
70	CACS4#	0	4	VCC3
	CAWE4#			
71	CACS3#	0	4	VCC3
	CAWE3#			
72	CACS2#	0	4	VCC3
	CAWE2#			
73	CACS1#	0	4	VCC3
	CAWE1#			
74	CACS0#	0	4	VCC3
	CAWE0#			
75	GND	Ģ		
76	MA11	0	4*	VCC_MEN
	RAS4#			
				-

		1	F	,
Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
77	MA10	0	4*	VCC_MEM
78	MA9	0	4*	VCC_MEM
79	MA8	0	4*	VCC_MEM
80	MA7	0	4*	VCC_MEM
81	MA6	0	4*	VCC_MEM
82	MA5	0	4*	VCC_MEM
83	GND	I-G		
84	MA4	0	4*	VCC_MEM
85	MA3	0	4*	VCC_MEM
86	VCC_MEM	I-P		
87	MA2	0	4*	VCC_MEM
88	MA1	0	4*	VCC_MEM
89	MA0	0	4*	VCC_MEM
90	DWE#	0	16	VCC_MEM
91	RAS3#	0	4*	VCC_MEM
92	RAS2#	0	4*	VCC_MEM
93	RAS1#	0	4*	VCC_MEM
94	RAS0#	0	4*	VCC_MEM
95	CAS7#	0	8	VCC_MEM
96	GND	I-G		
97	VCC_MEM	I-P		
98	CAS6#	0	8	VCC_MEM
99	CAS5#	0	8	VCC_MEM
100	CAS4#	0	8	VCC_MEM
101	CAS3#	0	8	VCC_MEM
102	CAS2#	0	8	VCC_MEM
103	CAS1#	0	8	VCC_MEM
104	CAS0#	0	8	VCC_MEM
105	REFRESH#	I-CMOS		VCC5
106	LA23	I/O-CMOS	8	VCC5
107	LA22	I/O-CMOS	8	VCC5
108	LA21	I/O-CMOS	8	VCC5
109	LA20	I/O-CMOS	8	VCC5
110	LA19	I/O-CMOS	8	VCC5
111	LA18	I/O-CMOS	8	VCC5
112	LA17	I/O-CMOS	8	VCC5
113	LA16	I/O-CMOS	8	VCC5
114	VCC5	I-P		
115	LA15	I/O-CMOS	8	VCC5
116	LA14	I/O-CMOS	8	VCC5
117	LA13	I/O-CMOS	8	VCC5
118	LA12	I/O-CMOS	8	VCC5
119	GND	I-G		
120	LA11	I/O-CMOS	8	VCC5
121	LA10	I/O-CMOS	8	VCC5
122	LA9	I/O-CMOS	8	VCC5
123	MRDC#	I-CMOS		VCC5



Page 18 Revision: 1.0

912-3000-032

■ 9004196 0001181 419 ■

82C557 Numerical Pin Cross-Reference List (cont.)

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
124	MWTC#	I-CMOS		VCC5
125	AEN	I-CMOS		VCC5
126	MASTER#	I-CMOS		VCC5
127	NVMCS	0	4	VCC5
128	VCC5	I-P		-
129	SUSPEND	I-TTL		VCC5
130	C/BE3#	I/O-TTL	PCI	VCC5
131	C/BE2#	I/O-TTL	PCI	VCC5
132	C/BE1#	I/O-TTL	PCI	VCC5
133	C/BE0#	1/O-TTL	PCI	VCC5
134	PLOCK#	O-TTL	PCI	VCC5
135	FRAME#	I/O-TTL	PCI	VCC5
136	IRDY#	I/O-TTL	PCI	VCC5
137	TRDY#	I/O-TTL	PCI	VCC5
138	DEVSEL#	I/O-TTL	PCI	VCC5
139	STOP#	I/O-TTL	PCI	VCC5
140	LCLK	I-TTL		VCC5
141	GND	I-G		
142	GND	I-G		
143	AD31	I/O-TTL	PCI	VCC5
144	AD30	I/O-TTL	PCI	VCC5
145	AD29	I/O-TTL	PCI	VCC5
146	AD28	I/O-TTL	PCI	VCC5
147	VCC5	I-P		
148	AD27	I/O-TTL	PCI	VCC5
149	AD26	I/O-TTL	PCI	VCC5
150	AD25	I/O-TTL	PCI	VCC5
151	AD24	I/O-TTL	PCI	VCC5
152	AD23	I/O-TTL	PCI	VCC5
153	AD22	I/O-TTL	PCI	VCC5

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
154	AD21	I/O-TTL	PCI	VCC5
155	AD20	I/O-TTL	PCI	VCC5
156	AD19	I/O-TTL	PCI	VCC5
157	AD18	I/O-TTL	PCI	VCC5
158	AD17	I/O-TTL	PCI	VCC5
159	AD16	I/O-TTL	PCI	VCC5
160	AD15	I/O-TTL	PCI	VCC5
161	AD14	I/O-TTL	PCI	VCC5
162	AD13	I/O-TTL	PCI	VCC5
163	GND	I-G		
164	GND	I-G		
165	VCC5	I-P		
166	AD12	I/O-TTL	PCI	VCC5
167	AD11	I/O-TTL	PCI	VCC5
168	AD10	I/O-TTL	PCI	VCC5
169	AD9	I/O-TTL	PCI	VCC5
170	AD8	I/O-TTL	PCI	VCC5
171	AD7	I/O-TTL	PCI	VCC5
172	AD6	I/O-TTL	PCI	VCC5
173	AD5	I/O-TTL	PCI	VCC5
174	AD4	I/O-TTL	PCI	VCC5
175	AD3	I/O-TTL	PCI	VCC5
176	AD2	I/O-TTL	PCI	VCC5
177	AD1	I/O-TTL	PCI	VCC5
178	AD0	I/O-TTL	PCI	VCC5
179	VCC5	I-P		
180	CLK	I-TTL		VCC5
181	GND	I-G		
182	GND	I-G		
183	ECLK	I-TTL		VCC5

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
184	VCC5	I-P		-
185	PEN#	0	4	VCC5
186	MDLE#	0	4	VCC5
	3VDRAM#	ı		
187	HREQ	I-TTL		VCC5
	TMOD#			
188	LRDY#	1		VCC5
189	MDOE#	0	4	VCC5
190	HDOE#	0	4	VCC5
191	DBCOE1#	0	4	VCC5
192	DBCOE0#	0	4	VCC5
193	DLE0#	0	4	VCC5
194	DLE1#	0	4	VCC5
195	PWRGD	I-S		VCC5
196	DIRTYWE#	0	8	VCC5
	RAS5#			
	TAGOE#			
197	DIRTYI	I/O-TTL		VCC5
198	TAG7	I/O-TTL	4	VCC5
199	TAG6	I/O-TTL	4	VCC5
200	GND	I-G		
201	VCC5	I-P		
202	TAG5	I/O-TTL	4	VCC5
203	TAG4	I/O-TTL	4	VCC5
204	TAG3	I/O-TTL	4	VCC5
205	TAG2	I/O-TTL	4	VCC5
206	TAG1	I/O-TTL	4	VCC5
207	TAG0	I/O-TTL	4	VCC5
208	TAGWE#	0	8	VCC5

^{*}Default drive is 4mA. However, by setting SYSCFG 18h[4] = 1, the drive strength can be increased to 16mA.

OPTi

912-3000-032

Revision: 1.0

Page 19

9004196 0001182 355

Table 3-8 82C557 Alp

l able 3-8	<u>82C55</u> 7	Alphabetica
Pin Name	Pin No.	Pin Name
AD0	178	C/BE2#
AD1	177	C/BE3#
AD2	176	CACHE#
AD3	175	CACS0#
AD4	174	CAWE0#
AD5	173	CACS1#
AD6	172	CAWE1#
AD7	171	CACS2#
AD8	170	CAWE2#
AD9	169	CACS3#
AD10	168	CAWE3#
AD11	167	CACS4#
AD12	166	CAWE4#
AD13	162	CACS5#
AD14	161	CAWE5#
AD15	160	CACS6#
AD16	159	CAWE6#
AD17	158	CACS7#
AD18	157	CAWE7#
AD19	156	CAS0#
AD20	155	CAS1#
AD21	154	CAS2#
AD22	153	CAS3#
AD23	152	CAS4#
AD24	151	CAS5#
AD25	150	CAS6#
AD26	149	CAS7#
AD27	148	CLK
AD28	146	D/C#
AD29	145	DBCOE0#
AD30	144	DBCOE1#
AD31	143	DEVSEL#
ADS#	5	DIRTYI
AEN	125	DIRTYWE#
AHOLD	13	RAS5#
BE0#	54	TAGOE#
BE1#	53	DLE0#
BE2#	52	DLE1#
BE3#	51	DWE#
BE4#	50	EADS#
BE5#	49	WB/WT#
BE6#	48	ECA4
BE7#	47	ADSC#
BRDY#	6	ECAWE#
C/BE0#	133	CACS0O#
C/BE1#	132	ECDOE#

phabetical Pin Cross-Reference List			
in Name	Pin No.	Pin Name	Pin No.
/BE2#	131	ECLK	183
/BE3#	130	FRAME#	135
ACHE#	57	GND	15
ACS0#	74	GND	38
CAWE0#		GND	60
ACS1#	73	GND	75
CAWE1#		GND	83
ACS2#	72	GND	96
CAWE2#		GND	119
ACS3#	71	GND	141
CAWE3#		GND	142
ACS4#	70	GND	163
CAWE4#		GND	164
ACS5#	69	GND	181
CAWE5#		GND	182
ACS6#	68	GND	200
CAWE6#		HA3	16
ACS7#	67	HA4	17
CAWE7#		HA5	18
AS0#	104	HA6	19
AS1#	103	HA7	20
AS2#	102	HA8	21
AS3#	101	HA9	22
AS4#	100	HA10	23
AS5#	99	HA11	24
AS6#	98	HA12	25
AS7#	95	HA13	26
LK	180	HA14	27
/C#	3	HA15	28
BCOE0#	192	HA16	29
BCOE1#	191	HA17	30
EVSEL#	138	HA18	31
IRTYI	197	HA19	32
RTYWE#	196	HA20	33
RAS5#		HA21	34
TAGOE#		HA22	35
LEO#	193	HA23	36
LE1#	194	HA24	37
WE#	90	HA25	39
ADS#	9	HA26	40
WB/WT#	-	HA27	41
CA4	65	HA28	42
ADSC#		HA29	44
CAWE#	62	HA30	45
CACSOO#		HA31	46
CDOE#	58	HACALE	64
			<u>_</u>

Pin Name	Pin No.
HDOE#	190
HITM#	55
HLDA	12
HOLD	11
HREQ	187
TMOD#	
IRDY#	136
KEN#	8
LMEM#	7
LA9	122
LA10	121
LA11	120
LA12	118
LA13	117
LA14	116
LA15	115
LA16	113
LA17	112
LA18	111
LA19	110
LA20	109
LA21	108
LA22	107
LA23	106
LCLK	140
LOCK#	14
LRDY#	188
M/IO#	2
MAO	89
MA1	88
MA2	87
MA3	85
MA4	84
MA5	82
MA6	81
MA7	80
MA8	79
MA9	78
MA10	77
MA11	76
RAS4#	1
MASTER#	126
MDLE#	186
3VDRAM#	7
MDOE#	189
MRDC#	123

Pin Name	Pin No.
MWTC#	124
NA#	7
NVMCS	127
OCA4	66
ECA3	1
ADV#	7
OCAWE#	63
CACS10#	1
OCDOE#	59
PEN#	185
PLOCK#	134
PWRGD	195
RAS0#	94
RAS1#	93
RAS2#	92
RAS3#	91
REFRESH#	105
RESET	1
SMIACT#	56
STOP#	139
SUSPEND	129
TAG0	207
TAG1	206
TAG2	205
TAG3	204
TAG4_	203
TAG5	202
TAG6	199
TAG7	198
TAGWE#	208
TRDY#	137
VCC3	10
VCC3	43
VCC3	61
VCC5	114
VCC5	128
VCC5	147
VCC5	165
VCC5	179
VCC5	184
VCC5	201
VCC_MEM	86
VCC_MEM	97
W/R#	4
INV	-{
DIRTYO	<u> </u>



Page 20

Revision: 1.0

912-3000-032

9004196 0001183 291 📟

3.3 82C557 Signal Descriptions

3.3.1 Reset and Clock Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
RESET	1	O (8mA)		System Reset: When asserted, this signal resets the CPU and the 82C558N. RESET is asserted in response to a PWRGD only and is guaranteed to be active for 1ms. The LCLK input must be stable to provide a 1ms reset pulse.
PWRGD	195	I-S		Power Good: This input reflects the "wired-OR" status of the external reset switch and the power good status from the power supply.
CLK	180	I-TTL		Clock: This input is used as the master single frequency clock. This signal has to be identical to the clock signal sent to the CPU.
ECLK	183	I-TTL		Early Clock: This input clock is required to be 3ns to 6ns earlier than CLK. This signal is used by the 82C557 to generate some critical signals for the host CPU and the cache controller logic.
LCLK	140	I-TTL		Local Bus Clock: This clock is used by the PCI and local bus state machine within the 82C557. The same clock or another identical signal is used by the local bus devices.
				For a synchronous PCI/VL implementation, the skew between this input and the CLK input should satisfy the following requirements:
				LCLK < CLK+2 period ahead in phase of CLK LCLK < 0.5ns behind in phase of CLK

3.3.2 CPU Bus Interface Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
HA[31:3]	46:44, 42:39, 37:16	I/O-TTL (4mA)		Host Address Bus: HA[31:3] are the address lines of the CPU bus. HA[31:3] are connected to the CPU A[31:3] lines. Along with the byte enable signals, the HA[31:3] lines define the physical area of memory or I/O being accessed.
				During CPU cycles, the HA[31:3] lines are inputs to the 82C557. They are used for address decoding and second level cache tag lookup sequences.
				During inquire cycles, the HA[31:5] are outputs from the 82C557 to the CPU to snoop the first level cache tags. They also are outputs from the 82C557 to the L2 cache.
				HA[31:3] have internal pull-downs, however, external pull-ups are required on HA3 and HA4.



912-3000-032

Revision: 1.0

Page 2

- 9004196 0001184 128 **-**

82C557 Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
BE[7:0]#	47:54	I-TTL		Byte Enable: The byte enables indicate which byte lanes on the CPU data bus are carrying valid data during the current bus cycle. During cacheable read cycles, all eight bytes of data are driven to the CPU, regardless of the state of the byte enables. The byte enable signals indicate the type of special cycle when M/IO# = D/C# = 0 and W/R# = 1.
				BE[7:0]# have internal pull-downs that are activated during Suspend or when HLDA is active.
M/IO#	2	I-TTL		Memory/Input-Output: M/IO# along with D/C# and W/R# define CPU bus cycles. Interrupt acknowledge cycles are forwarded to the PCI bus as PCI interrupt acknowledge cycles. All I/O cycles and any memory cycles that are not directed to memory controlled by the DRAM interface of the 82C557 are forwarded to PCI.
D/C#	3	I-TTL		Data/Control: D/C# along with M/IO# and W/R# define CPU bus cycles. (See M/IO# definition above.)
W/R#	4	I/O-TTL (4mA)	Cycle Multiplexed	Write/Read: W/R# along with M/IO# and D/C# define CPU bus cycles. (See M/IO# definition above.)
INV				Invalidate: Pin 4 also serves as an output signal and is used as INV for the L1 cache during an inquire cycle.
DIRTYO				Dirty Output: Pin 4 also serves as an output signal and is used as DIRTYO for the L2 cache during an inquire cycle.
				If a combined Tag/Dirty RAM implementation is being used, then the pin 4 will not serve as a DIRTYO pin.
ADS#	5	I-TTL		Address Strobe: The CPU asserts ADS# to indicate that a new bus cycle is beginning. ADS# is driven active in the same clock as the address, byte enables, and cycle definition signals. An external pull-up of 10K is recommended.
BRDY#	6	O (8mA)		Burst Ready: BRDY# indicates that the system has responded in one of three ways:
				 Valid data has been placed on the CPU data bus in response to a read, CPU write data has been accepted by the system, or the system has responded to a special cycle.
NA#	7	O (8mA)		Next Address: This signal is connected to the NA# pin of the CPU and is used to request pipelined addressing for local memory cycles. The 82C557 asserts NA# for one clock when the system is ready to accept a new address from the CPU, even if all data transfers for the current cycle have not completed.
				The 3.3V Pentium processor and the M1 processor support pipelined memory accesses, however, the K5 processor does not support this feature.



Page 22 Revision: 1.0

912-3000-032

9004196 0001185 064

82C557 Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
KEN#	8 O (8mA)		Cycle Multiplexed	Cache Enable: This pin is connected to the KEN# input of the CPU and is used to determine whether the current cycle is cacheable.
LMEM#				Local Memory Accessed: During CPU or master cycles to local memory, the 82C557 asserts this signal to inform the 82C558N that local system memory needs to be accessed. The 82C558N is then responsible for providing the data path to the corresponding master.
EADS#	9	O (8mA)	Cycle Multiplexed	External Address Strobe: This output indicates that a valid address has been driven onto the CPU address bus by an external device. This address will be used to perform an internal cache inquiry cycle when the CPU samples EADS# active.
WB/WT#				Write-Back/Write-Through: Pin 9 is also used to control write-back or write-through policy for the primary cache during CPU cycles on a line-by-line basis.
HITM#	55	I-TTL		Hit Modified: Indicates that the CPU has had a hit on a modified line in its internal cache during an inquire cycle. It is used to prepare for write-back.
CACHE#	57	I-TTL		Cacheability: This signal is connected to the CACHE# pin of the CPU. It goes active during a CPU initiated cycle to indicate when an internal cacheable read cycle or a burst write-back cycle occurs.
SMIACT#	56	I-TTL		System Management Interrupt Active: The CPU asserts SMIACT# in response to the SMI# signal to indicate that it is operating in System Management Mode (SMM).
HOLD	11	O (8mA)		CPU Hold Request: This output is connected to the HOLD input of the CPU. HOLD requests that the CPU allow another bus master complete control of its buses. In response to HOLD going active, the CPU will float most of its output and bidirectional pins and then assert HLDA.
HLDA	12	I-TTL		CPU Hold Acknowledge: This input is connected to the HLDA pin of the CPU. HLDA indicates, in response to a HOLD, when the CPU has relinquished bus control to another bus master.
AHOLD	13	O (8mA)		Address Hold: This signal is used to tristate the CPU address bus for internal cache snooping.
LOCK#	14	I-TTL		CPU Bus Lock: The processor asserts LOCK# to indicate the current bus cycle is locked. It is used to generate PLOCK# for the PCI bus.
				LOCK# has an internal pull-down resistor that is engaged when HLDA is active.



912-3000-032

Revision: 1.0

Page 23

🚃 9004196 0001186 TTO 🖿

82C557 Signal Descriptions (cont.)

3.3.3 Cache Control Interface Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
ECDOE#	58	O (8mA)		Even Bank Cache Output Enable: This signal is connected to the output enables of the SRAMs in the even bank of the L2 cache to enable data read.
OCDOE#	59	O (8mA)		Odd Bank Cache Output Enable: This signal is connected to output enables of the SRAMs in the odd bank of the L2 cache to enable data read.
ECAWE#	62	O (8mA)	SYSCFG 11h[3] = 0	Even Bank Cache Write Enable: For asynchronous L2 cache operation, this pin becomes ECAWE# and is connected to the write enables of the SRAMs in the even bank of the L2 cache to enable data update.
CACS0O#			SYSCFG 11h[3] = 1	Bank 0 Synchronous SRAM Chip Select: For synchronous L2 cache operation, this pin provides the chip select for the even bank (synchronous L2 cache is always non-interleaved).
OCAWE#	63	O (8mA)	SYSCFG 11h[3] = 0	Odd Bank Cache Write Enable: For asynchronous L2 cache operation, this pin becomes OCAWE# and is connected to the write enables of the SRAMs in the odd bank of the L2 cache to enable data update.
CACS1O#			SYSCFG 11h[3] = 1	Bank 1 Synchronous SRAM Chip Select: For synchronous L2 cache operation, this pin provides the chip select for the odd bank (synchronous L2 cache is always non-interleaved).
CACS[7:0]#	67:74	O (4mA)	SYSCFG 11h[3] = 0	Cache Chip Selects 7-0: For asynchronous L2 cache operation, these pins become chip selects and are connected to the chip selects of the SRAMs in the L2 cache in both banks to enable data read/write operations.
CAWE[7:0]#			SYSCFG 11h[3] = 1	Cache Write Enables 7-0: For synchronous L2 cache operation, these pins become cache write enables for the SRAMs.
TAG[7:0]	198, 199, 202:207	I/O-TTL (4mA)	SYSCFG 16h[5]: 0 = 8-bit Tag 1 = 7-bit Tag	Tag RAM Data Bits 7-0: These input signals become outputs whenever TAGWE# is activated to write new tags to the Tag RAM.
				If using the Sony cache module, then TAG1 and TAG2 are connected to the START# output from the module and TAG3 is connected to the BOFF# output from the module. The remaining TAG bits are unused.
				Dirty I/O (Pin 207): If using a 7-bit Tag in a combined Tag/Dirty RAM implementation, then TAG0 functions as the Dirty I/O bit. The DIRTY pin (pin 197) needs to be externally pulled up in this case.
TAGWE#	208	O (8mA)	SYSCFG 08h[3] = 0	Tag RAM Write Enable: This control strobe is used to update the Tag RAM with the valid tag of the new cache line that replaces the current one during external cache read miss cycles.
			SYSCFG 08h[3] = 1	Tag and Dirty Write Enable: If using a combined Tag/Dirty RAM implementation, this signal functions as both the TAGWE# and DIRTYWE#.



Page 24

Revision: 1.0

912-3000-032

= 9004196 0001187 937 **=**

82C557 Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
DIRTYI	197	I/O-TTL	SYSCFG 16h[7]: 0 = Input only 1 = I/O (for com- bined Tag/Dirty SRAM)	Dirty Bit: This input signal represents the dirty bit of the Tag RAM and is used to indicate whether a corresponding cache line has been overwritten. If using a combined Tag/Dirty implementation, this pin becomes bidirectional. If using a 7-bit Tag in a combined Tag/Dirty RAM implementation, then this pin is not used and must be pulled up externally.
DIRTYWE#	196	O (8mA)	SYSCFG 19h[7] = 0 and 08h[3] = 0.	Dirty RAM Write Enable: This control strobe is used to update the dirty bit RAM when a cache write hit occurs. A cache write hit will set the dirty bit for the currently accessed cache line.
RAS5#			SYSCFG 19h[7] = 1	Row Address Strobe bit 5: Each RAS# signal corresponds to a unique DRAM bank. Depending on the kind of DRAM modules being used, this signal may or may not need to be buffered externally. This signal, however, should be connected to the corresponding DRAM RAS# line through a damping resistor.
TAGOE#			SYSCFG 08h[3] = 1	Tag Output Enable: This pin becomes TAGOE# when a combined Tag/Dirty implementation is being used. If a combined Tag/Dirty implementation is being used, then this signal is not used to update the Dirty RAM.
ECA4	65	O (8mA)	SYSCFG 11h[3] = 0	Even Cache Address 4: For asynchronous L2 cache operation in a single bank configuration, this pin is mapped from HA4 and connected to the second LSB of the cache SRAMs' address inputs.
				For asynchronous L2 cache operation in a double bank configuration, this pin is connected to the LSB of the cache SRAMs' address input in the even bank.
ADSC#			SYSCFG 11h[3] = 1	Controller Address Strobe: For a synchronous L2 cache operation, this pin is connected to the ADSC# input of the synchronous SRAMs.
ECA3	66	O (8mA)	SYSCFG 11h[3] = 0 and SYSCFG 08h[7] = 1 (single bank, non- interleaved)	Even Cache Address 3: For asynchronous L2 cache operation in a single bank configuration, this pin takes on the functionality of ECA3 and is mapped from HA3 and connected to the cache SRAMs LSB address input.
OCA4			SYSCFG 11h[3] = 0 and SYSCFG 08h[7] = 0 (double bank, interleaved)	Odd Cache Address 4: For asynchronous L2 cache operation in a double bank configuration, this pin takes on the functionality of OCA4 and is mapped from HA4 and connected to the LSB address input of the SRAMs in the odd bank.
ADV#			SYSCFG 11h[3] = 1	Advance Output: For synchronous cache L2 operation, this pin becomes the advance output and is connected to the ADV# input of the synchronous SRAMs.



912-3000-032 Revision: 1.0

Page 25

9004196 0001188 873

82C557 Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
HACALE	64	O (8mA)		Cache Address Latch Enable: It is used to latch the CPU address and generate latched cache addresses for the asynchronous L2 cache.
				This pin is a "no connect" for synchronous cache.

3.3.4 DRAM Interface Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
RAS[3:0]#	91:94	O (4mA)		Row Address Strobe bits 3-0: Each RAS# signal corresponds to a unique DRAM bank. Depending on the kind of DRAM modules being used, these signals may or may not need to be buffered externally. These signals, however, should be connected to the corresponding DRAM RAS# lines through a damping resistor.
				The default drive current on these lines is 4mA, however, by setting SYSCFG 18h[4] = 1, it can be increased to 16mA.
				RAS4# is pin-wise programmable with MA11 and RAS5# is pin-wise programmable with DIRTYWE#.
CAS[7:0]#	95, 98:104	O (8mA)		Column Address Strobe bits 7-0: The CAS[7:0]# outputs correspond to the eight bytes for each DRAM bank. Each DRAM bank has a 64-bit data bus. These signals are typically connected directly to the DRAM's CAS# inputs through a damping resistor.
DWE#	90	O (16mA)		DRAM Write Enable: This signal is typically buffered externally before connection to the WE# input of the DRAMs.
				The default drive current on this line is 4mA, however, by setting SYSCFG 18h[4] = 1, it can be increased to 16mA.
MA11	76	O (4mA)	SYSCFG 19h[3] = 0	Memory Address bit 11: A part of the multiplexed row/column address lines to the DRAMs. Depending on the kind of DRAM modules being used, this signal may or may not need to be buffered externally.
				The default drive current on the MA[11:0] lines is 4mA, however, by setting SYSCFG 18h[4] = 1, it can be increased to 16mA.
				As MA11, 8Mx36 and 16Mx36 SIMMs will be supported.
RAS4#			SYSCFG 19h[3] = 1	Row Address Strobe bit 4: Each RAS# signal corresponds to a unique DRAM bank. Depending on the kind of DRAM modules being used, this signal may or may not need to be buffered externally. This signal, however, should be connected to the corresponding DRAM RAS# line through a damping resistor.
				As RAS4#, SIMM sizes above 4Mx36 will not be supported and a maximum of 192MB of DRAM will be supported.



Page 26 Revision: 1.0 912-3000-032

■ 7004196 0001189 70T **■**

82C557 Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
MA[10:0]	77:82, 84, 85, 87:89	O (4mA)		Memory Address Bus: Multiplexed row/column address lines to the DRAMs. Depending on the kind of DRAM modules being used, these signals may or may not need to be buffered externally.
				The default drive current on the MA[11:0] lines is 4mA, however, by setting SYSCFG 18h[4] = 1, it can be increased to 16mA.
REFRESH#	105	I-CMOS		Refresh: During normal system operation this signal is generated once every 15µs by the 82C558N. During Suspend, if the CLK input to the 82C557 is stopped, the DRAM controller can be programmed to generate DRAM refresh based on the toggles on this input.

3.3.5 Local Bus Interface Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
C/BE[3:0]#	130:133	I/O-TTL (PCI)		PCI Bus Command and Byte Enables 3-0: C/BE[3:0]# are driven by the current bus master (CPU or PCI) during the address phase of a PCI cycle to define the PCI command, and during the data phase as the PCI byte enables. The PCI commands indicate the current cycle type and the PCI byte enables indicate which byte lanes carry meaningful data.
				C/BE[3:0]# are outputs from the 82C557 during CPU cycles that are directed to the PCI bus. They are inputs during PCI master cycles.
FRAME#	135	I/O-TTL (PCI)		Cycle Frame: Every CPU cycle is translated by the 82C557 to a PCI cycle if it is not a local memory cycle. FRAME# is asserted by the bus master, 82C557 (CPU) or PCI to indicate the beginning and the duration of an access.
				FRAME# is an input when the 82C557 acts as a slave.
IRDY#	136	I/O-TTL (PCI)		Initiator Ready: The assertion of IRDY# indicates the current bus master's ability to complete the current data phase. IRDY# works in conjunction with TRDY# to indicate when data has been transferred. A data phase is completed on each clock that TRDY# and IRDY# are both sampled asserted. Wait states are inserted until both IRDY# and TRDY# are asserted together.
				IRDY# is an output from the 82C557 during CPU cycles to the PCI bus and is an input when the 82C557 acts as a slave.



912-3000-032

Revision: 1.0

Page 27

9004196 0001190 421 **9**

82C557 Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
TRDY#	137	I/O-TTL (PCI)		Target Ready: TRDY# indicates the target device's ability to complete the current data phase of the transaction. It is used in conjunction with IRDY#. A data phase is completed on each clock that TRDY# and IRDY# are both sampled asserted. Wait states are inserted on the bus until both IRDY# and TRDY# are asserted together.
				TRDY# is an output from the 82C557 when the 82C557 is the PCI slave and is an input when the 82C557 is a master.
DEVSEL#	138	I/O-TTL (PCI)		Device Select: When asserted, DEVSEL# indicates that the driving device has decoded its address as the target of the current access. DEVSEL# is an output of the 82C557 when 82C557 is a PCI slave. During CPU-to-PCI cycles, DEVSEL# is an input. It is used to determine if any device has responded to the current bus cycle, and to detect a target abort cycle. Master abort termination results if no decode agent exists in the system, and DEVSEL# is not asserted within a fixed number of clocks.
STOP#	139	I/O-TTL (PCI)		Stop: STOP# indicates that the current target is requesting the master to stop the current transaction. This signal is used in conjunction with DEVSEL# to indicate disconnect, target abort, and retry cycles.
				When the 82C557 is acting as a master on the PCI bus, if STOP# is sampled active on a rising edge of LCLK, FRAME# is negated within a maximum of three clock cycles. STOP# may be asserted by the 82C557. Once asserted, STOP# remains asserted until FRAME# is negated.
AD[31:0]	143:146, 148:162, 166:178	I/O-TTL (PCI)		PCI Address and Data: AD[31:0] are bidirectional address and data lines of the PCI bus. The AD[31:0] signals sample or drive the address and data on the PCI bus. During power-on reset, the 82C557 will drive the AD lines by default.
				This bus also serves as a conduit for receiving address information during ISA master cycles. The 82C558N conveys the SA[8:0] information to the 82C557 on the AD lines.
PLOCK#	134	O-TTL (PCI)		PCI Lock: PLOCK# is used to indicate an atomic operation that may require multiple transactions to complete. When PLOCK# is asserted, nonexclusive transactions may proceed to an address that is not currently locked.
LRDY#	188	I		Local Ready: The VL bus cycle will be terminated by asserting LRDY#. The 82C558N terminates VL memory requests by asserting LRDY# when other masters own the bus.
				This signal should be pulled up externally.



Page 28

Revision: 1.0

912-3000-032

9004196 0001191 368

82C557 Signal Descriptions (cont.)

3.3.6 82C556/82C558N Interface Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Descrip	tion
HREQ	187	I-TTL	During reset if:	Hold Request:	Master or DMA cycle request from the 82C558N.
			Pin 187 = 1, normal operation	An external pull	-up is required for normal operation.
TMOD#			During reset if: Pin 187 = 0, test mode is entered	82C558N): Duri the test mode of Enable Test Mo a test mode is to	or Test Mode Operation (shared with ing power-on reset, this is the strap pin to enter peration. de: An external pull-down is required on HREQ. If the be entered, external pull-ups or pull-downs will it on MASTER#, AEN, and REFRESH# as defined
				Test Mode 0:	During reset, when HREQ = 0, MASTER# = 0, AEN = 0, and REFRESH# = 1, tristate all outputs and bidirectional pins.
				Test Mode 1:	During reset, when HREQ = 0, MASTER# = 0, AEN = 1, and REFRESH# = 1, tristate all bidirectional pins, and present the output of the NAND chain on the NVMCS output.
				Test Mode 2:	During reset, when HREQ = 0, MASTER# = 1, AEN = 0, and REFRESH# = 1, force all even numbered pins high and odd numbered pins low.
				Test Mode 3:	During reset, when HREQ = 0, MASTER# = 1, AEN = 1, and REFRESH# = 1, force all odd numbered pins high and even numbered pins low.
DBCOE[1:0]#	191, 192	O (4mA)		DBC Output Enables 1 and 0: These two signals along with MDOE# and the HDOE# form the encoded commands that are sent out to the 82C556. These commands inform the 82C556 about the current cycle type and enable it to perform the appropriate data steering, latching and direction controls. The encode commands are defined in Table 3-6.	
MDOE#	189	O (4mA)		Memory Data Output Enable: This signal is used along with DBCOE[1:0]# and HDOE# form the encoded commands that ar sent out to the 82C556. When asserted, MDOE# enables data to be put out on the MD bus. MDOE# is asserted for CPU writes to cache/DRAM, CPU writes to PCI, PCI reads from cache/DRAM L2 cache write-back cycles, and PCI writes to DRAM.	
HDOE#	190	O (4mA)		L2 cache write-back cycles, and PCI writes to DRAM. Host Data Output Enable: This signal is used along with DBCOE[1:0]# and MDOE# to form the encoded commands that are sent out to the 82C556. When asserted, HDOE# enables data to be put out on the HD bus. HDOE# is asserted for CPU reads from DRAM/PCI/VL bus, PCI writes to cache, CPU linefills Suspend mode indication, and reset state indication.	



912-3000-032 Revision: 1.0 Page 2

■ 9004196 0001192 2T4 ■

82C557 Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description	
DLE[1:0]#	194, 193	O (4mA)		Data Latch Enables: These lines are connected to the DLE[1:0]# pins of the 82C556. They are used to latch the HD and MD data bus depending on which cycle is occurring.	
PEN#	185	O (4mA)		Parity Enable: This signal is connected to the PEN# pin of the 82C558N and controls the qualification of the memory parity error (MPERR#) signal.	
MDLE#	186	O (4mA)		Memory Data Latch Enable: This signal is connected to the MDLE# pin of the 82C558N. It controls the data flow from the PCI AD[31:0] bus to the high 32-bit memory data bus, MD[63:32], and vice versa. MDLE# is used to latch the data during CPU writes to PCI and PCI writes to DRAM and L2 cache.	
3VDRAM#		I	During reset if: Pin 186 = 0, 3.3V Pin 186 = 1, 5.0V	Strap Option for 3.3V DRAM (shared with 82C558N): At power-on reset, this pin functions as a strapping option for 3.3V or 5.0V DRAM operation.	
				If 3.3V DRAM operation, an external pull-down is required. If 5.0V DRAM operation, an external pull-up is required.	
MRDC#	123	I-CMOS		Memory Read Command: This input is connected to the MEMR# pin of the 82C558N and monitors ISA memory read operations.	
MWTC#	124	I-CMOS		Memory Write Command: This input is connected to the MEMW# pin of the 82C558N and monitors ISA memory write operations.	

3.3.7 ISA Bus Interface Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
NVMCS	127	O (4mA)		NVRAM Chip Select: If the current cycle has been decoded as an access to NVRAM, then this pin is used to issue the chip select signal. NVRAM is used for storing the system configuration information and is required for "plug and play" support. The NVRAM must sit on the XD bus.
LA[23:9]	106:113, 115:118, 120:122	I/O- CMOS (8mA)		System Address Bus: LA[23:9] and SA[8:0] on the 82C558N provide the memory and I/O access on the ISA bus and VL bus. The addresses are outputs when the 82C557 owns the ISA bus and are inputs when an external ISA master owns the bus. These signals are internally latched and do not require an external latch. LA[23:9] have internal pull-ups which are disabled when in the Suspend mode.
MASTER#	126	I-CMOS		Master: An ISA bus master asserts MASTER# to indicate that it has control of the ISA bus. Before the ISA master can assert MASTER#, it must first sample DACK# active. Once MASTER# is asserted, the ISA master has control of the ISA bus until it negates MASTER#.



Page 30 Revision: 1.0 912-3000-032

■ 9004196 0001193 130 **■**

82C557 Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
AEN	125	I-CMOS		Address Enable: This signal is connected to the AEN pin of the 82C558N and monitors ISA bus activity. During power-on reset, if TMOD# is sample low, the AEN pin will be floated. This pin requires an external pull-up.
SUSPEND	129	I-TTL		Suspend: This signal is used to inform the 82C557 about getting into the Suspend mode. SUSPEND needs to be pulled low to resume normal operation.

3.3.8 Power and Ground Pins

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description	
GND	15, 38, 60, 75, 83, 96, 119, 141, 142, 163, 164, 181, 182, 200	I-G		Ground Connection	
VCC3	10, 43, 61	I-P		Power Connection: 3.3V power plane	
VCC5	114, 128, 147, 165, 179, 184, 201	I-P		Power Connection: 5.0V power plane	
VCC_MEM	86, 97	I-P		Power Connection: 3.3V/5.0V power plane	



912-3000-032 Revision: 1.0 Page 31

■ 9004196 0001194 077 **■**

3.4 82C557 Suspend Mode Support

Tables 3-9 lists the pin status of the 82C557 during Suspend (refer to Table 3-19 for pin status of the 82C558 during Suspend). The table also list pull-ups/-downs that are engaged internally and external pull-ups that may be required. The 82C556 has a strap option that will enable it to engage inter-

nal pull-downs on the HD bus and pull-ups on the MD bus during Suspend. Please refer to the 82C556 Signal Descriptions for details.

Note: Pins not listed in the table are always driven during Suspend.

Table 3-9 82C557 Pin Status During Suspend

Pin No./Name		When Tristated	Pull-down Engaged	Pull-up Dis- Engaged			
2	M/IO#		Suspend	Ext PU			
3	D/C#		Suspend or				
			Hold				
4	W/R#+INV+ DIRTYO	Suspend	Suspend/18h[3]				
5	ADS#			(Ext PU			
				recom-			
				mended)			
				Suspend/			
_	555	0 4404.00		18h[3]			
7	BRDY#	Suspend/18h[3]		<u> </u>			
	NA#	Suspend/18h[3]					
8	KEN#/ LEMEM#	Suspend/18h[3]					
9	EADS#+ WB/WT	Suspend/18h[3]					
12	HLDA		Suspend/18h[3]				
14	LOCK#		Hold, Suspend/ 18h[3]				
16	HA3	Suspend	Suspend/18h[3]	Ext PU			
17	HA4	Suspend	Suspend/18h[3]	Ext PU			
18	HA5	Suspend	Suspend/18h[3]				
19	HA6	Suspend	Suspend/18h[3]				
20	HA7	Suspend	Suspend/18h[3]				
21	HA8	Suspend	Suspend/18h[3]				
22	HA9	Suspend	Suspend/18h[3]				
23	HA10	Suspend	Suspend/18h[3]				
24	HA11	Suspend	Suspend/18h[3]				
25	HA12	Suspend	Suspend/18h[3]				
26	HA13	Suspend	Suspend/18h[3]				
27	HA14	Suspend	Suspend/18h[3]	·			
28	HA15	Suspend	Suspend/18h[3]				
29	HA16	Suspend	Suspend/18h[3]				
30	HA17	Suspend	Suspend/18h[3]				
31	HA18	Suspend	Suspend/18h[3]				
32	HA19	Suspend	Suspend/18h[3]				
33	HA20	Suspend	Suspend/18h[3]				
34	HA21	Suspend	Suspend/18h[3]				
35	HA22	Suspend	Suspend/18h[3]				
36	HA23	Suspend	Suspend/18h[3]				
37	HA24	Suspend	Suspend/18h[3]				
39	HA25	Suspend	Suspend/18h[3]				

Pi	n No./Name	When Tristated	Pull-down Engaged	Pull-up Dis- Engaged
40	HA26	Suspend	Suspend/18h[3]	
41	HA27	Suspend	Suspend/18h[3]	
42	HA28	Suspend	Suspend/18h[3]	
44	HA29	Suspend	Suspend/18h[3]	
45	HA30	Suspend	Suspend/18h[3]	
46	HA31	Suspend	Suspend/18h[3]	
47	BE7#		Hold, Suspend/ 18h[3]	
48	BE6#		Hold, Suspend/ 18h[3]	
49	BE5#		Hold, Suspend/ 18h[3]	
50	BE4#		Hold, Suspend/ 18h[3]	
51	BE3#		Hold, Suspend/ 18h[3]	
52	BE2#		Hold, Suspend/ 18h[3]	
53	BE1#		Hold, Suspend/ 18h[3]	
54	BE0#		Hold, Suspend/ 18h[3]	
55	HITM#		Suspend/18h[3]	
56	SMIACT#		Suspend/18h[3]	
57	CACHE#		Hold, Suspend/ 18h[3]	
58	ECDOE#	Suspend/18h[1]		
59	OCDOE#	Suspend/18h[1]		
62	ECAWE#	Suspend/18h[1]		
63	OCAWE#	Suspend/18h[1]		
64	HACALE	Suspend/18h[1]		
65	ECA4	Suspend/18h[1]		
66	OCA4+ECA3	Suspend/18h[1]		
67	CACS7#	Suspend/18h[1]		
68	CACS6#	Suspend/18h[1]		
69	CACS5#	Suspend/18h[1]		
70	CACS4#	Suspend/18h[1]		
71	CACS3#	Suspend/18h[1]		
72	CACS2#	Suspend/18h[1]		
73	CACS1#	Suspend/18h[1]		
74	CACS0#	Suspend/18h[1]		
106	LA23	Suspend		Suspend



Page 32 Revision: 1.0 912-3000-032

🖿 9004196 0001195 TO3 💳

82C557 Pin Status During Suspend (cont.)

			Pull-up
Pin No./Name	When	Pull-down	Dis-
	Tristated	Engaged	Engaged
107 LA22	Suspend		Suspend
108 LA21	Suspend		Suspend
109 LA20	Suspend		Suspend
110 LA19	Suspend		Suspend
111 LA18	Suspend		Suspend
112 LA17	Suspend		Suspend
113 LA16	Suspend		Suspend
115 LA15	Suspend		Suspend
116 LA14	Suspend		Suspend
117 LA13	Suspend		Suspend
118 LA12	Suspend		Suspend
120 LA11	Suspend		Suspend
121 LA10	Suspend		Suspend
122 LA9	Suspend		Suspend
127 NVMCS	Suspend		Ext PU to
			VCC_AT
130 C/BE3#	Suspend/18h[2]		Ext PU to
			VCC_PCI
131 C/BE2#	Suspend/18h[2]		Ext PU to
			VCC_PCI
132 C/BE1#	Suspend/18h[2]		Ext PU to
400 0/050#		····	VCC_PCI
133 C/BE0#	Suspend/18h[2]		Ext PU
124 DLOCK#	Cuanand/4 0h(0)		VCC_PCI
134 PLOCK#	Suspend/18h[2]		Ext PU to VCC_PCI
135 FRAME#	Suspend/18h[2]		Ext PU to
155 TTOMBL#	Suspend/fon[2]		VCC_PCI
136 IRDY#	Suspend/18h[2]		Ext PU to
	Cusponar (on[2]		VCC_PCI
137 TRDY#	Suspend/18h[2]		Ext PU to
			VCC_PCI
138 DEVSEL#	Suspend/18h[2]		Ext PU to
	'		VCC_PCI
139 STOP#	Suspend/18h[2]		Ext PU to
			VCC_PCI
143 AD31	Suspend/18h[2]		
144 AD30	Suspend/18h[2]		
145 AD29	Suspend/18h[2]		
146 AD28	Suspend/18h[2]		
148 AD27	Suspend/18h[2]		
149 AD26	Suspend/18h[2]		
150 AD25	Suspend/18h[2]		
151 AD24	Suspend/18h[2]		
152 AD23	Suspend/18h[2]		
153 AD22	Suspend/18h[2]		
154 AD21	Suspend/18h[2]		
155 AD20	Suspend/18h[2]		
156 AD19	Suspend/18h[2]		
157 AD18	Suspend/18h[2]		
158 AD17	Suspend/18h[2]		

Pin No./Name	When Tristated	Pull-down Engaged	Pull-up Dis- Engaged
159 AD16	Suspend/18h[2]		
160 AD15	Suspend/18h[2]		
161 AD14	Suspend/18h[2]		
162 AD13	Suspend/18h[2]		
166 AD12	Suspend/18h[2]		
167 AD11	Suspend/18h[2]		
168 AD10	Suspend/18h[2]		
169 AD9	Suspend/18h[2]		
170 AD8	Suspend/18h[2]		
171 AD7	Suspend/18h[2]		
172 AD6	Suspend/18h[2]		
173 AD5	Suspend/18h[2]		
174 AD4	Suspend/18h[2]		
175 AD3	Suspend/18h[2]		
176 AD2	Suspend/18h[2]		
177 AD1	Suspend/18h[2]		
178 AD0	Suspend/18h[2]	-	
185 PEN#			PU Int
186 MDLE#			PU Int
187 HREQ+ TMOD#			Ext PU
188 LRDY#			Ext PU
196 DIRTYWE#	Suspend/18h[1]		
197 DIRTYI	Suspend/18h[1]	Suspend/18h[1]	
198 TAG7	Suspend/18h[1]	Suspend/18h[1]	
199 TAG6	Suspend/18h[1]	Suspend/18h[1]	
202 TAG5	Suspend/18h[1]	Suspend/18h[1]	
203 TAG4	Suspend/18h[1]	Suspend/18h[1]	
204 TAG3	Suspend/18h[1]	Suspend/18h[1]	
205 TAG2	Suspend/18h[1]	Suspend/18h[1]	
206 TAG1	Suspend/18h[1]	Suspend/18h[1]	
207 TAG0	Suspend/18h[1]	Suspend/18h[1]	
208 TAGWE#	Suspend/18h[1]		
Table Abbreviati			

Table Abbreviations:

Hold or Suspend: During Hold or during Suspend Mode

Suspend: During Suspend mode

Suspend/18h[1]: During Suspend if SYSCFG 18h[1] = 1
Suspend/18h[2]: During Suspend if SYSCFG 18h[2] = 1

Suspend/18h[3]: During Suspend if SYSCFG 18h[3] = 1

Hold, Suspend/18h[3]: During Hold, or during Suspend if

SYSCFG 18h[3] = 1

Ext PU: External pull-up required

Ext PU to VCC_PCI: External pull-up to VCC_PCI required

PU Int: Always pulled up internally


Note: SYSCFG 18h[0] must be set to 1 for the controls listed

in the above table to be effective.



912-3000-032 Revision: 1.0 Page 3:

- 9004196 0001196 94T **-**



9004196 0001197 886 **=**

Table 3-10 82C558N Numerical Pin Cross-Reference List

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
1	RESET	I-S-TTL		VCC3
2	INIT	0	4	VCC3
3	SMI#	0	4	VCC3
4	AHOLD	I-TTL		VCC3
5	HLDA	I-TTL	l	VCC3
6	INTR	0	4	VCC3
	3VAT#	I-TTL		
7	FERR#	I-TTL		VCC3
8	IGERR#	0	4	VCC3
9	NMI	0	4	VCC3
10	VCC3	I-P		
11	LMEM#	I-TTL		VCC3
12	A20M#	0	4	VCC3
13	STPCLK#	0	4	VCC3
14	GND	I-G		
15	GND	I-G		
16	MD63	I/O-TTL	4	VCC MEM
17	MD62	I/O-TTL	4	VCC MEM
18	MD61	I/O-TTL	4	VCC MEM
19	MD60	I/O-TTL	4	VCC MEM
20	MD59	I/O-TTL	4	VCC MEM
21	MD58	I/O-TTL	4	VCC MEM
22	MD57	I/O-TTL	4	VCC MEM
23	MD56	I/O-TTL	4	VCC MEM
24	MD55	I/O-TTL	4	VCC MEM
25	MD54	I/O-TTL	4	VCC MEM
26	VCC MEM	I-P		V00
27	MD53	I/O-TTL	4	VCC_MEM
28	MD52	I/O-TTL	4	VCC MEM
29	MD51	I/O-TTL	4	VCC MEM
30	MD50	I/O-TTL	4	VCC MEM
31	MD49	I/O-TTL	4	VCC MEM
32	MD48	I/O-TTL	4	VCC_MEM
33	MD47	I/O-TTL	4	VCC MEM
34	MD46	I/O-TTL	4	VCC MEM
35	MD45	I/O-TTL	4	VCC MEM
36	MD44	I/O-TTL	4	VCC_MEM
	GND	I-G		· OO_WIEN
_	GND	I-G		
	MD43	I/O-TTL	4	VCC_MEM
	MD43	1/0-TTL	4	VCC_MEM
41	MD41	I/O-TTL	4	VCC_MEM
42	MD40	I/O-TTL	4	VCC_MEM
43	VCC_MEM	I-P		ACC_INICIAI
44	MD39	I/O-TTL	4	VCC MEM
45	MD39		4	VCC_MEM
46	MD37	I/O-TTL	4	
40	MID31	#U-TIL	4	VCC_MEM

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
47	MD36	I/O-TTL	4	VCC_MEM
48	MD35	i/O-TTL	4	VCC_MEM
49	MD34	I/O-TTL	4	VCC_MEM
50	MD33	I/O-TTL	4	VCC_MEM
51	MD32	I/O-TTL	4	VCC_MEM
52	GPCS2#	0	4	VCC_AT
	LW/R#	0		
	MP4	0		
	KBA20M	I-TTL		
53	ROMCS#	0	4	VCC_AT
	KBDCS#			
54	SD15	I/O-TTL	8	VCC_AT
55	SD14	I/O-TTL	8	VCC_AT
56	SD13	I/O-TTL	8	VCC_AT
57	SD12	I/O-TTL	8	VCC_AT
58	SD11	I/O-TTL	8	VCC_AT
59	SD10	I/O-TTL	8	VCC_AT
60	GND	I-G		
61	VCC_AT	I-P		
62	SD9	I/O-TTL	8	VCC_AT
63	SD8	I/O-TTL	8	VCC_AT
64	SD7	I/O-TTL	8	VCC_AT
65	SD6	I/O-TTL	8	VCC_AT
66	SD5	I/O-TTL	8	VCC_AT
67	SD4	I/O-TTL	8	VCC_AT
68	SD3	I/O-TTL	8	VCC_AT
69	SD2	I/O-TTL	8	VCC_AT
70	SD1	I/O-TTL	8	VCC_AT
71	SD0	I/O-TTL	8	VCC_AT
72	GND	I-G		
73	XDIR	0	4	VCC_AT
	GPCS2#			
74	ATCLK	0	8	VCC_AT
75	IOCS16#	I-TTL		VCC_AT
76	MEMCS16#	I/O-TTL	8	VCC_AT
77	SBHE#	I/O-TTL	8	VCC_AT
	MEMR#	I/O-TTL	8	VCC_AT
79	MEMW#	I/O-TTL	8	VCC_AT
-	SMEMR#	I/O-TTL	8	VCC_AT
81	SMEMW#	I/O-TTL	8	VCC_AT
- i	IOR#	I/O-S-TTL	8	VCC_AT
\rightarrow	IOW#	I/O-S-TTL	8	VCC_AT
	VCC_AT	I-P		
85	BALE	0	8	VCC_AT
	AEN	0	8	VCC_AT
-+	IOCHRDY	I/O-TTL	8	VCC_AT
88	IOCHK#	I-TTL		VCC_AT

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
89	EOP	I/O-TTL	8	VCC_AT
90	ZEROWS#	I-TTL		VCC_AT
91	REFRESH#	I/O-TTL	8	VCC_AT
92	SPKR	0	8	VCC_AT
93	SA8	I/O-TTL	8	VCC_AT
94	SA7	I/O-TTL	8	VCC_AT
	PPWR7			
	PPWR15			
95	SA6	I/O-TTL	8	VCC_AT
	PPWR6			
	PPWR14			
96	GND	I-G		
97	VCC_AT	I-P		
98	SA5	I/O-TTL	8	VCC_AT
	PPWR5			
	PPWR13			
	HDCS1#			
99	SA4	I/O-TTL		VCC_AT
	PPWR4			
	PPWR12			
	HDRD#			
100	SA3	I/O-TTL		VCC_AT
	PPWR3			
	PPWR11			
	HDWR#			
101	SA2	I/O-TTL		VCC_AT
	PPWR2			
	PPWR10			
	HDA2			
102	SA1	I/O-TTL		VCC_AT
[PPWR1			
	PPWR9			
	HDA1			
103	SA0	I/O-TTL	8	VCC_AT
	PPWR0			
	PPWR8			
	HDA0			
104	32KHZ	I-S		VCC_AT
105	RTCAS	0	4	VCC_AT
106	RTCRD#	0	4	VCC_AT
107	RTCWR#	0	4	VCC_AT
108	GPCS0#	0	4	VCC_AT
	EDACK0			
109	GPCS1#	0	4	VCC_AT
	EDACK1			
110	DACK2#	0	4	VCC_AT
Ī	EDACKEN#		.	



912-3000-032

Revision: 1.0

Page 35

9004196 0001198 712

82C558N Numerical Pin Cross-Reference List (cont.)

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
111	DACKA#	0	4	VCC_AT
	EDACK2			
112	DACKB#	I/O-TTL	4	VCC_AT
	LM/IO#			
	MP5			
	KBRST#			
113	IRQA	I-TTL		VCC_AT
	MP6	0	4	
114	VCC_AT	. 1-P		
115	GPCS3#	0	4	VCC_AT
	LADS#			
	MP7			
116	IRQ10/12	I-TTL		VCC_AT
	IRQ10			
	IRQ12			
	DREQ5			
117	IRQ3/4	I-TTL	,	VCC_AT
	IRQ3	1		
ľ	IRQ4	1		
	DREQ6			
	KBRST#	1		
118	DREQ2	I-TTL		VCC_AT
119	GND	I-G		
120	IRQ8#/15	I-TTL		VCC_AT
	IRQ8#			
	IRQ15			
	DREQ7			
	KBA20M			
121	DREQ0/5	I-TTL		VCC_AT
	DREQ0			_
	DREQ5			
	DREQA			
122	DREQ1/6	I-TTL		VCC_AT
	DREQ1	1		_
	DREQ6	1		
	DREQB	1		
123	DREQ3/7	I-TTL		VCC_AT
	DREQ3]		_
	DREQ7	1		
124	IRQ1	I-TTL		VCC_AT
	IRQ1/4	1		
l	RQMX0	1	'	
125	PPWRL1	0	4	VCC_AT
	RSMRST	l		_
126	RQMX2	I-TTL		VCC_AT
	RQMX4	1		

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
127	IRQ5	I-TTL		VCC_AT
128	IRQ6	I-TTL		VCC_AT
	IRQ6/7	1		
129	IRQ7	I-TTL		VCC_AT
130	ATCLK/2	0	4	VCC_AT
131	IRQ9	I-TTL		VCC_AT
132	RQMX3	I-TTL		VCC_AT
	RQMX5			
133	IRQ11	I-TTL		VCC_AT
134	PPWRL0	0	4	VCC_AT
135	IRQ14	I-TTL		VCC_AT
	RQMX1			
136	DBE#	0	4	VCC_AT
137	GND	I-G		
138	LCLK	I-TTL		VCC
139	PCIRQ0#	I-TTL		vcc
140	PCIRQ1#	I-TTL		VCC
141	PCIRQ2#	I-TTL		VCC
142	GND	I-G		
143	PCIRQ3#	I-ΠL		VCC
144	PREQ0#	I-TTL		VCC
145	PREQ1#	I-TTL		VCC
146	PREQ2#	I-TTL		VCC
147	VCC5	I-P		
148	PGNT0#	0	PCI	VCC
149	PGNT1#	0	PCI	VCC
150	PGNT2#	0	PCI	VCC
151	osc	I-TTL		VCC
152	MDLE#	I-TTL		VCC
	3VDRAM#			
153	HREQ	0	4	VCC
	TMOD#	I-TTL		
154	SUSPI	0	4	vcc
155	HDI	I-TTL		vcc
į	LRDY#			
	PEN#			
156	THMIN	I/O-TTL	4	vcc
	LDEV#			
	MPERR#			
	GPCS2#		L	
157	PLOCK#	I-TTL		vcc
158	PAR	I/O-TTL	PCI	vcc
159	PERR#	I/O-TTL	PCI	VCC
160	SERR#	I/O-TTL	PCI	vcc
161	STOP#	I/O-TTL	PCI	vcc
162	C/BE3#	I/O-TTL	PCI	VCC

Pin No.	Pin Name	Signal Type	Drive (mA)	Power Plane
163	C/BE2#	I/O-TTL	PCI	VCC
164	GND	I-G		
165	VCC	I-P		
166	C/BE1#	I/O-TTL	PCI	VCC
167	C/BE0#	I/O-TTL	PCI	VCC
168	FRAME#	I/O-TTL	PCI	VCC
169	IRDY#	I/O-TTL	PCI	VCC
170	TRDY#	I/O-TTL	PCI	VCC
171	DEVSEL#	I/O-TTL	PCI	VCC
172	AD31	I/O-TTL	PCI	VCC
173	AD30	I/O-TTL	PCI	VCC
174	AD29	I/O-TTL	PCI	VCC
175	AD28	I/O-TTL	PCI	VCC
176	AD27	I/O-TTL	PCI	VCC
177	AD26	I/O-TTL	PCI	VCC
178	AD25	I/O-TTL	PCI	VCC
179	AD24	I/O-TTL	PCI	VCC
180	VCC5	I-P		
181	AD23	I/O-TTL	PCI	VCC
182	AD22	I/O-TTL	PCI	vcc
183	AD21	I/O-TTL	PCI	VCC
184	AD20	I/O-TTL	PCI	vcc
185	GND	I-G		
186	GND	I-G		
187	AD19	I/O-TTL	PCI	VCC
188	AD18	I/O-TTL	PCI	VCC
189	AD17	I/O-TTL	PCI	VCC
190	AD16	I/O-TTL	PCI	vcc
191	AD15	I/O-TTL	PCI	vcc
192	AD14	I/O-TTL	PCI	VCC
193	AD13	I/O-TTL	PCI	VCC
194	AD12	I/O-TTL	PCI	vcc
195	AD11	I/O-TTL	PCI	vcc
196	AD10	I/O-TTL	PCI	vcc
197	AD9	I/O-TTL	PCI	vcc
198	AD8	I/O-TTL	PCI	vcc
199	AD7	I/O-TTL	PCI	vcc
200	GND	I-G		
201	VCC5	I-P		
202	AD6	I/O-TTL	PCI	VCC
203	AD5	I/O-TTL	PCI	VCC
204	AD4	I/O-TTL	PCI	VCC
205	AD3	I/O-TTL	PCI	VCC
206	AD2	I/O-TTL	PCI	vcc
207	AD1	I/O-TTL	PCI	vcc
208	AD0	I/O-TTL	PCI	VCC



Page 36 Revision: 1.0

912-3000-032

- 9004196 0001199 659 **-**

Table 3-11 82C558 Cross-Reference List

Table 3-11	8205
Pin Name	Pin No.
32KHZ	104
A20M#	12
AD0	208
AD1	207
AD2	206
AD3	
AD4	205
	204
AD5	203
AD6	202
AD7	199
AD8	198
AD9	197
AD10	196
AD11	195
AD12	194
AD13	193
AD14	192
AD15	191
AD16	190
AD17	189
AD18	188
AD19	187
AD20	184
AD21	+
AD21	183
	182
AD23	181
AD24	179
AD25	178
AD26	177
AD27	176
AD28	175
AD29	174
AD30	173
AD31	172
AEN	86
AHOLD	4
ATCLK	74
ATCLK/2	130
BALE	85
C/BE0#	167
C/BE1#	166
C/BE2#	163
C/BE3#	162
DACK2#	110
EDACKEN#	1 '''
DACKA#	111
EDACK2	∤ '''
DACKB#	112
	112
LM/IO#	4
MP5	1
KBRST#	
DBE#	136
DEVSEL#	171
DREQ0/5	121
DREQ0	1
DREQ5	1
DREQA	1

Pin Name	Pin No.
DREQ1/6	122
DREQ1	- '22
DREQ6	-
DREQB	┪
DREQ2	118
DREQ3/7	123
DREQ3	- '23
DREQ7	4
EOP	
	89
FERR# FRAME#	7
	168
GND	14
GND	15
GND	37
GND	38
GND	60
GND	72
GND	96
GND	119
GND	137
GND	142
GND	164
GND	185
GND	186
GND	200
GPCS0#	108
EDACK0	
GPCS1#	109
EDACK1	
GPCS2#	52
LW/R#	7
MP4	7
KBA20M	7
GPCS3#	115
LADS#	1
MP7	7
HDI	155
LRDY#	-1
PEN#	⊣
HLDA	5
HREQ	153
IGERR#	8
INIT	1 3
INTR	6
3VAT#	⊢
IOCHRDY	07
	87
IOCHK#	88 75
IOR#	82
IOW#	83
IRDY#	169
IRQA	113
MP6	
IRQ1	124
IRQ1/4	

Pin Name Pin No. IRQ3/4 117 IRQ3 1RQ4 DREQ6 KBRST# IRQ5 127 IRQ6 128 IRQ6 129 IRQ8#/15 120 IRQ8#/15 120 IRQ8#/15 120 IRQ8#/15 120 IRQ8#/15 120 IRQ15 DREQ7 KBA20M 116 IRQ19 131 IRQ10/12 116 IRQ11 133 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40	IRQ3/4 117 IRQ3 IRQ4 DREQ6 KBRST# IRQ5 127 IRQ6/7 128 IRQ6 IRQ7 IRQ8#15 120 IRQ8#15 120 IRQ8#15 120 IRQ8#15 120 IRQ8#15 120 IRQ15 DREQ7 KBA20M IRQ10 IRQ10 IRQ10 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35	oss-Reference List					
IRQ3 IRQ4 DREQ6 KBRST# IRQ5 127 IRQ6/7 128 IRQ6 IRQ7 129 IRQ8#/15 120 IRQ8# IRQ15 DREQ7 KBA20M IRQ10 IRQ10 IRQ10 IRQ10 IRQ10 IRQ11 133 IRQ14 135 IRQ14	IRQ3	Pin Name	Pin No.				
IRQ4	IRQ4	IRQ3/4	117				
DREQ6 KBRST# IRQ5 IRQ6 IRQ6 IRQ7 IRQ6 IRQ7 IRQ8#/15 IRQ8# IRQ15 DREQ7 KBA20M IRQ9 IRQ10/12 IRQ10/12 IRQ11 IRQ14 IRQ14 IRQ14 IRQ14 IRQ14 IRQ3 IRQ14 IRQ3 IRQ14 IRQ3 IRQ14 IRQ16 IRQ10 IRQ14 IRQ10 IRQ14 IRQ10 IRQ14 IRQ10 IRQ14 IRQ10 IRQ14 IRQ14 IRQ10 IRQ14 IRQ14 IRQ16 IRQ11 IRQ16 IRQ16 IRQ11 IRQ16	DREQ6 KBRST# IRQ5 127 IRQ6/7 128 IRQ6 IRQ7 129 IRQ8# IRQ15 DREQ7 KBA20M IRQ10 IRQ10 IRQ10 IRQ12 DREQ5 IRQ11 133 IRQ14 135 IRQ14 140 IRQ10 IRQ10 IRQ11 IRQ10	IRQ3	1				
RBRST# IRQ5 127 IRQ6/7 128 IRQ6 IRQ7 129 IRQ8#/15 120 IRQ8# IRQ15 DREQ7 KBA20M IRQ10 IRQ10 IRQ10 IRQ11 IRQ10 IRQ11 I	RBRST# IRQ5 127 IRQ6/7 128 IRQ6 IRQ7 129 IRQ8# IRQ8# IRQ15 DREQ7 KBA20M IRQ10 IRQ10 IRQ10 IRQ11 IRQ10 IR	IRQ4					
IRQ5 127 IRQ6/7 128 IRQ6 IRQ6 IRQ7 129 IRQ8#/15 120 IRQ8# IRQ15 DREQ7 KBA20M IRQ9 131 IRQ10/12 116 IRQ10 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD44 36 MD45 35 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	IRQ5 127 IRQ6/7 128 IRQ6 IRQ7 129 IRQ8#15 120 IRQ8# IRQ15 DREQ7 KBA20M IRQ9 131 IRQ10/12 116 IRQ10/12 IRQ10 IRQ11 133 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD35 48 MD36 47 MD37 46 MD38 45 MD38 45 MD39 44 MD40 42 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 <td>DREQ6</td> <td></td>	DREQ6					
IRQ5 127 IRQ6/7 128 IRQ6 IRQ6 IRQ7 129 IRQ8#/15 120 IRQ8# IRQ15 DREQ7 KBA20M IRQ9 131 IRQ10/12 116 IRQ10 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD44 36 MD45 35 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	IRQ5 127 IRQ6/7 128 IRQ6 IRQ7 129 IRQ8#15 120 IRQ8# IRQ15 DREQ7 KBA20M IRQ9 131 IRQ10/12 116 IRQ10/12 IRQ10 IRQ11 133 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD35 48 MD36 47 MD37 46 MD38 45 MD38 45 MD39 44 MD40 42 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 <td>KBRST#</td> <td></td>	KBRST#					
IRQ6/7 128 IRQ6 IRQ6 IRQ7 129 IRQ8#/15 120 IRQ8# IRQ15 DREQ7 KBA20M IRQ9 131 IRQ10/12 116 IRQ10 IRQ12 DREQ5 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 25	IRQ6/7 128 IRQ6 IRQ7 129 IRQ8#/15 120 IRQ8# IRQ15 DREQ7 KBA20M IRQ9 131 IRQ10/12 116 IRQ10 IRQ12 DREQ5 IRQ11 133 IRQ14 135 IRQ14 141 IMD32 51 IMD33 50 IMD34 49 IMD35 48 IMD36 47 IMD37 46 IMD38 45 IMD39 44 IMD40 42 IMD40 42 IMD41 41 IMD42 40 IMD43 39 IMD44 36 IMD45 35 IMD46 34 IMD47 33 IMD48 32 IMD49 31 IMD50 30 IMD51 29 IMD52 28 IMD53 27 IMD54 25 IMD56 23 IMD57 22 IMD56 23 IMD57 22 IMD58 21 IMD59 20 IMD60 19 IMD61 18 IMD60 19 IMD61 18 IMD60 IMD61 IMD60 IMD60 IMD60 IMD61 IMD60 IMD		127				
IRQ6	IRQ6						
IRQ7	iRQ7 129 iRQ8#/15 120 iRQ8# 1RQ15 DREQ7 KBA20M iRQ9 131 iRQ10/12 116 iRQ10 1RQ12 DREQ5 IRQ11 133 iRQ14 135 RQXM1 1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52						
IRQ8#/15	IRQ8#/15		129				
IRQ8# IRQ15 DREQ7 KBA20M IRQ9 IRQ10 IRQ10 IRQ10 IRQ12 DREQ5 IRQ11 IRQ11 IRQ14 IRQ14 IRQ14 IRQ15 RQXM1 LCLK I38 LMEM# I1 MD32 MD33 MD34 MD35 MD34 MD35 MD38 MD36 M75 MD39 MD39 MD39 MD39 MD40 MD40 MD41 MD40 MD41 MD42 MD41 MD42 MD41 MD42 MD41 MD42 MD43 MD44 MD43 MD44 MD43 MD44 MD43 MD44 MD45 MD45 MD45 MD46 MD47 MD48 MD47 MD48 MD48 MD48 MD48 MD49 MD48 MD49 MD49 MD49 MD50 MD50 MD50 MD50 MD51 MD50 MD	IRQ8# IRQ15 DREQ7 KBA20M IRQ9 131 IRQ10/12 116 IRQ10 IRQ12 DREQ5 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD56 23 MD57 22 MD56 23 MD57 22 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18 MD61 MD						
IRQ15 DREQ7 KBA20M IRQ9 IRQ10 IRQ10 IRQ12 DREQ5 IRQ11 IRQ11 IRQ14 IRQ14 IRQ14 IRQ18 IRQ14 IRQ19 IRQ14 IRQ19 IRQ11 IRQ14 IRQ19 IRQ11 IRQ14 IRQ19 IRQ11 IRQ14 IRQ19 IRQ11 IRQ19 IRQ11 IRQ1I	IRQ15						
DREQ7 KBA20M IRQ9 IRQ10 IRQ10 IRQ12 DREQ5 IRQ11 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD53 27 MD54 25	DREQ7 KBA20M IRQ9 IRQ10/12 IRQ10 IRQ12 DREQ5 IRQ11 IRQ11 IRQ14 IRQ14 IRQ14 IRQ15 RQXM1 LCLK I38 LMEM# I1 MD32 IRD33 IRD34 IRD34 IRD34 IRD35 IRD34 IRD35 IRD34 IRD35 IRD34 IRD35 IRD34 IRD36 IRD37 IRD37 IRD37 IRD38 IRD38 IRD39 IRD3						
RBA20M IRQ9	KBA20M IRQ9 131 IRQ10/12 116 IRQ10 IRQ12 DREQ5 IRQ11 133 IRQ14 135 ROXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD55 24 MD55 24 MD56 23 MD57 <td></td> <td></td>						
IRQ9 131 IRQ10/12 116 IRQ10 IRQ12 DREQ5 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD41 41 MD42 40 MD43 39 MD44 36 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	IRQ9 131 IRQ10/12 116 IRQ10 1RQ12 DREQ5 IRQ11 IRQ14 135 ROXM1 LCLK LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25						
IRQ10/12 116 IRQ10 IRQ12 DREQ5 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD41 41 MD42 40 MD43 39 MD44 36 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	IRQ10/12 116 IRQ10 IRQ12 DREQ5 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD55 24 MD56 23 MD57 22 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18		131				
IRQ10 IRQ12 DREQ5 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	IRQ10						
IRQ12 DREQ5 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	IRQ12 DREQ5 IRQ11 133 IRQ14 135 RQXM1 LCLK LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23		110				
DREQ5 IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD54 25	DREQ5 IRQ11 133 IRQ14 135 RQXM1 LCLK LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD43 39 MD44 36 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 <t< td=""><td></td><td></td></t<>						
IRQ11 133 IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	IRQ11 133 IRQ14 135 RQXM1 135 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD						
IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	IRQ14 135 RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD38 45 MD41 41 MD42 40 MD41 33 MD44 36 MD45 35 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	RQXM1 LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	LCLK 138 LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18		135				
LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	LMEM# 11 MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD32 51 MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD60 19 MD61 18						
MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD33 50 MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD59 20 MD60 19 MD61 18						
MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD34 49 MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD59 20 MD60 19 MD61 18						
MD35 48 MD36 47 MD37 46 MD38 45 MD38 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD35 48 MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD36 47 MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD37 46 MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD38 45 MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD39 44 MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD40 42 MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18		-				
MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD41 41 MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD42 40 MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD43 39 MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD44 36 MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD45 35 MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD46 34 MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD47 33 MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18	<u> </u>					
MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD48 32 MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18						
MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD49 31 MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18		33				
MD50 30 MD51 29 MD52 28 MD53 27 MD54 25	MD50 30 MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18	MD48	32				
MD51 29 MD52 28 MD53 27 MD54 25	MD51 29 MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18		31				
MD52 28 MD53 27 MD54 25	MD52 28 MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18	MD50	30				
MD53 27 MD54 25	MD53 27 MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18	MD51	29				
MD54 25	MD54 25 MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18	MD52	28				
	MD55 24 MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18	MD53	27				
MD55 24	MD56 23 MD57 22 MD58 21 MD59 20 MD60 19 MD61 18		25				
	MD57 22 MD58 21 MD59 20 MD60 19 MD61 18	-	24				
MD56 23	MD58 21 MD59 20 MD60 19 MD61 18	MD56	23				
MD57 22	MD59 20 MD60 19 MD61 18	MD57	22				
MD58 21	MD60 19 MD61 18	MD58	21				
MD59 20	MD61 18	MD59	20				
MD60 19		MD60	19				
MD61 18		MD61	18				
MD62 47	MD62 17	MD62	17				
IVIDOZ 1/	1	MD63	16				
	IMPG9 1 44	MD03	16				

Pin Name	Pin No.
MDLE#	152
3VDRAM#	
MEMCS16#	76
MEMR#	78
MEMW#	79
NMI	9
osc	151
PAR	158
PCIRQ0#	139
PCIRQ1#	140
PCIRQ2#	141
PCIRQ2#	
	143
PERR#	159
PGNT0#	148
PGNT1#	149
PGNT2#	150
PLOCK#	157
PPWRL0	134
PPWRL1	125
RSMRST	
PREQ0#	144
PREQ1#	145
PREQ2#	146
REFRESH#	91
RESET	1
ROMCS#	53
KBDCS#	7
RQMX2	126
RQMX4	1
RQMX3	132
RQMX5	1
RTCAS	105
RTCRD#	106
RTCWR#	107
SA0	103
PPWR0	1 '**
PPWR8	1
HDA0	1
SA1	102
PPWR1	102
	1
PPWR9	4
HDA1	
SA2	101
PPWR2	4
PPWR10	4
HDA2	
SA3	100
PPWR3	1
PPWR11	1
HDWR#	
SA4	99
PPWR4]
PPWR12]
HDRD#	1

Pin Name	Pin No.
SA5	98
PPWR5	
PPWR13	
HDCS1#	7
SA6	95
PPWR6	
PPWR14	
SA7	94
PPWR7	7
PPWR15	
SA8	93
SBHE#	77
SD0	71
SD1	70
SD2	69
SD3	68
SD4	67
SD5	66
SD6	
	65
SD7	64
SD8	63
SD9	62
SD10	59
SD11	58
SD12	57
SD13	56
SD14	55
SD15	54
SERR#	160
SMEMR#	80
SMEMW#	81
SMI#	3
SPKR	92
STOP#	161
STPCLK#	13
SUSPI	154
THMIN	156
LDEV#	
MPERR#	
GPCS2#	
TRDY#	170
VCC3	10
VCC5	147
VCC5	165
VCC5	180
VCC5	201
VCC_AT	61
VCC_AT	84
VCC AT	97
VCC_AT	114
VCC_MEM	26
VCC MEM	43
XDIR	73
GPCS2#	⊣ ′ٽ
UI UUZ#	

ZEROWS#

912-3000-032

Revision: 1.0

Page 37

90

RQMX0

3.5 82C558N Signal Descriptions

3.5.1 Reset and Clock Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
LCLK	138	I-TTL		Local Bus Clock: This input clock is the same clock that is used by local bus devices. It can also be divided internally to provide the AT clock signal. This input may also be used to provide timing information to the integrated IDE interface state machine.
ATCLK	74	O (8mA)		AT Bus Clock: This signal is derived from an internal division of LCLK. It is used to sample and drive all ISA synchronous signals. PCIDV1 47h[5:4] sets the ATCLK: 00 = LCLK+4
ATCLK/2	130	0		multiplexed inputs. During Suspend, it is possible to output 32KHz on this pin. AT Bus Clock Divide by 2: This signal is simply ATCLK
, (TOLIVE	100	(4mA)		divided by 2 and it is used for multiplexed signal sampling.
osc	151	I-TTL		Timer Oscillator Clock: This is the main clock used by the internal 8254 timers. It is connected to the 14.31818MHz oscillator. This input may also be used to provide timing information to the integrated IDE interface state machine.
INIT	2	O (4mA)		CPU Initialize: Emulated keyboard reset, I/O Port 092h bit 0 low-to-high transition or a shutdown cycle will trigger INIT. INIT will be valid for a minimum of 16 clocks when asserted.
RESET	1	I-S-TTL		CPU Reset: An output from the 82C557 in response to a PWRGD input.

3.5.2 82C557 and 82C556 Interface Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
MD[63:32]	16:25, 27:36, 39:42, 44:51	I/O-TTL (4mA)		High 32-Bit Memory Data Bus: These pins are connected directly to the high 32 bits of the system MD bus. All PCI, VL, and ISA data accesses to the system are conducted via these pins.



Page 38 Revision: 1.0

912-3000-032

■ 9004196 0001201 037 **■**

82C558N Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
MDLE#	152	I-TTL		Memory Data Latch Enable: This signal is connected to the MDLE# pin of the 82C557 and controls the data flow from the PCI AD[31:0] bus to the high 32-bit memory bus and vice versa. It is used to latch the data during CPU write to PCI and PCI write to DRAM and L2 cache.
3VDRAM#			During reset if: Pin 152 = 0, 3.3V Pin 152 = 1, 5.0V	Strap Option for 3.3V DRAM (shared with 82C557): At power-on reset, this pin functions as a strapping option for 3.3V or 5.0V DRAM operation.
				The strap information is also passed to the 82C557 through AD0 during power-on reset.
				3.3V DRAM Interface - An external pull-down is required. 5.0V DRAM Interface - An external pull-up is required.

3.5.3 PCI Bus Interface Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
C/BE[3:0]#	162, 163, 166, 167	I/O-TTL (PCI)		PCI Bus Command and Byte Enables: During the address phase of a transaction, C/BE[3:0]# define the PCI command. During the data phase, C/BE[3:0]# are used as the PCI byte enables. The PCI commands indicate the current cycle type, and the PCI byte enables indicate which byte lanes carry meaningful data. The 82C558N drives C/BE[3:0]# as an initiator of a PCI bus cycle and monitors C/BE[3:0]# as a target.
PAR	158	I/O-TTL (PCI)		Calculated Parity Signal: PAR is "even" parity and is calculated on 36 bits AD[31:0] plus C/BE[3:0]#. PAR is generated for address and data phases and is only guaranteed to be valid on the PCI clock after the corresponding address or data phase.
FRAME#	168	I/O-TTL (PCI)		Cycle Frame: FRAME# is driven by the current bus master to indicate the beginning and duration of an access. FRAME# is asserted to indicate that a bus transaction is beginning. FRAME# is an input to the 82C558N when the 82C558N is the target. FRAME# is an output when it is the initiator.
IRDY#	169	I/O-TTL (PCI)		Initiator Ready: IRDY# indicates the 82C558N's ability, as an initiator, to complete the current data phase of the transaction. It is used in conjunction with TRDY#. A data phase is completed on each clock that both IRDY# and TRDY# are sampled asserted. IRDY# is an input to the 82C558N when the 82C558N is the target and an output when it is the initiator.
TRDY#	170	I/O-TTL (PCI)		Target Ready: TRDY# indicates the 82C558N's ability to complete the current data phase of the transaction. It is used in conjunction with IRDY#. A data phase is completed on each clock that TRDY# and IRDY# are both sampled asserted. TRDY# is an input to the 82C558N when the 82C558N is the initiator and an output when it is the target.



912-3000-032 Revision: 1.0 Page 39

■ 9004196 0001202 T73 **■**

82C558N Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
DEVSEL#	171	I/O-TTL (PCI)		Device Select: The 82C558N asserts DEVSEL# to claim a PCI transaction. As an output, the 82C558N asserts DEVSEL# when it samples configuration cycles to the 82C558N's configuration registers. The 82C558N also asserts DEVSEL# when an internal IPC address is decoded. As an input, DEVSEL# indicates the response to a transaction. If no slave claims the cycle, the 82C558N will assert DEVSEL# to terminate the cycle.
STOP#	161	I/O-TTL (PCI)		STOP: STOP# indicates that the 82C558N, as a target, is requesting a master to stop the current transaction. As a master, STOP# causes the 82C558N to stop the current transaction. STOP# is an output when the 82C558N is a target and an input when it is the initiator.
PLOCK#	157	I-TTL		PCI Lock: PLOCK# is used to indicate an atomic operation that may require multiple transactions to complete. When PLOCK# is asserted, nonexclusive transactions may proceed to an address that is not currently locked. Control of PLOCK# is obtained under its own protocol in conjunction with PGNT#.
PERR#	159	I/O-TTL (PCI)		Parity Error: PERR# may be pulsed by any agent that detects a parity error during an address phase, or by the master, or by the selected target during any data phase in which the AD[31:0] lines are inputs. Upon sampling PERR# active, the 82C558N generates a non-maskable interrupt (NMI) to the 3.3V Pentium CPU.
SERR#	160	I/O-TTL (PCI)		System Error: SERR# can be pulsed active by any PCI device that detects a system error condition. Upon sampling SERR# active, the 82C558N generates a non-maskable interrupt (NMI) to the 3.3V Pentium CPU.
AD[31:0]	172:179, 181:184, 187:199, 202:208	I/O-TTL (PCI)		PCI Address and Data: AD[31:0] are bidirectional address and data lines for the PCI bus. The AD[31:0] signals sample or drive the address and data on the PCI bus. During power-on reset, the AD0 line is driven by the 82C558N to reflect the 3.3V/5.0V DRAM strap option.
PCIRQ[3:0]#	143, 141:139	I-TTL		PCI Interrupt Requests 3-0: An active low assertion indicates that the respective interrupt is active.
PREQ[2:0]#	146:144	I-TTL		PCI Requests 2-0: An active low assertion indicates that one of the initiators desires the use of the PCI bus.
PGNT[2:0]#	150:148	O (PCI)		PCI Grants 2-0: An active low signal on one of these pins indicates that one of the initiators has been granted use of the PCI bus. Note that only one of these signals may be active at any time.



Page 40 Revision: 1.0 912-3000-032

- 9004196 0001203 90T **-**

82C558N Signal Descriptions (cont.)

3.5.4 PMU Interface Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
SMI#	3	O (4mA)		System Management Interrupt: This signal is used to request System Management Mode (SMM) operation from the 3.3V Pentium CPU.
STPCLK#	13	O (4mA)		Stop Clock: The 82C558N asserts STPCLK# to request a CPU transition to a low power mode. The CPU responds with a Stop Grant cycle before going to the low power mode. This signal is always asserted during Suspend.
PPWRL1	125	O (4mA)	PCIDV1 4Dh[4] = 0	Power Control Latch 1: This signal latches the values on an external '373 latch from SA[7:0] to control external peripheral devices.
				Regardless of what signal this pin is programmed to be, the pin will behave like PPWRL1 during RESET. It will be high for the duration of the RESET input to the 82C558N, will drop low with RESET, and remain so until it is programmed to be anything else.
RSMRST			PCIDV1 4Dh[4] = 1	Resume Reset: Generates a hard reset to the CPU on resuming from Suspend mode.
PPWRL0	134	O (4mA)		Power Control Latch 0: This signal latches the values on an external '373 latch from SA[7:0] to control external peripheral devices.
RQMX2	126	I-TTL	PCIDV1 45h[6] = 0	Request Mux 2: A time multiplexed input for RINGI, EPMI2#, EPMI3#, and LOBAT.
RQMX4			PCIDV1 45h[6] = 1	Request Mux 4: A time multiplexed input for RINGI, EPMI2#, KBRST#, and LOBAT.
RQMX3	132	I-TTL	PCIDV1 45h[6] = 0	Request Mux 3: A time multiplexed input for SUS/RES#, EPMI0#, EPMI1#, and LLOBAT.
RQMX5			PCIDV1 45h[6] = 1	Request Mux 5: A time multiplexed input for SUS/RES#, EPMI0#, EPMI1#, and KBA20.
SUSPI	154	O (4mA)		The 82C558N activates this output to put the 82C557 in the Suspend mode. SUSPI is also activated by the 82C558N during "hot docking" without actually engaging Suspend, to indicate to the 82C557 that it should tristate is buses based upon register values in SYSCFG 18h.
HDI	155	I-TTL	PCIDV1 45h[4:3] = 00 or 11	Hot Docking Indication: An external pull-down is recommended if this feature is not used.
LRDY#			PCIDV1 45h[4:3] = 01	Local Bus Ready Indication: The VL bus cycle will be terminated by asserting LRDY#. The 82C558N terminates VL memory requests by asserting LRDY# when other masters own the bus. An external pull-up is required.
PEN#			PCIDV1 45h[4:3] = 10	Parity Enable Indication: This signal controls the qualification of the memory parity error (MPERR#) signal from the 82C556.



912-3000-032 Revision: 1.0 Page 4

9004196 0001204 846 **1**

82C558N Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
THMIN	156	I/O-TTL	PCIDV1 45h[4:3] = 00	Thermal Management Input
LDEV#			PCIDV1 45h[4:3] = 01	Local Bus Device
MPERR#			PCIDV1 45h[4:3] = 10	Memory Parity Error Indication
GPCS2#			PCIDV1 45h[4:3] = 11	General Purpose Chip Select 2

3.5.5 ISA Bus Interface Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
SD[15:0]	54:59, 62:71	I/O-TTL (8mA)		System Data Bus: SD[15:0] provides the 16-bit data path for devices residing on the ISA bus.
SA8	93	I/O-TTL (8mA)		System Address Bus Line 8: SA[8:0] and LA[23:9] on the 82C557 provide the memory and I/O access on the ISA bus. The addresses are outputs when the 82C558N owns the ISA bus. The addresses are inputs when an external ISA master owns the ISA bus.
SA7	94	I/O-TTL	Cycle Multiplexed	System Address Bus Line 7
PPWR7		(8mA)		Peripheral Power Control Line 7
PPWR15				Peripheral Power Control Line 7
SA6	95	I/O-TTL		System Address Bus Line 6
PPWR6	7	(8mA)		Peripheral Power Control Line 6
PPWR14	7			Peripheral Power Control Line 14
SA5	98	1/0-TTL	Cycle Multiplexed	System Address Bus Line 5
PPWR5		(8mA)		Peripheral Power Control Line 5
PPWR13	7			Peripheral Power Control Line 13
HDCS1#				Drive Chip Select 1: Provides a stable version of SA9 for decoding.
SA4	99	I/O-TTL	Cycle Multiplexed	System Address Bus Line 4
PPWR4		(8mA)		Peripheral Power Control Line 4
PPWR12	7			Peripheral Power Control Line 12
HDRD#				Drive Read Strobe: Provides the read strobe signal for the IDE drive; also switches the data buffer direction toward the SD bus during read cycles.
SA3	100	I/O-TTL	Cycle Multiplexed	System Address Bus Line 3
PPWR3		(8mA)		Peripheral Power Control Line 3
PPWR11	7			Peripheral Power Control Line 11
HDWR#				Drive Write Strobe: Provides the write strobe signal for the IDE drive.



Page 42 Revision: 1.0 912-3000-032

■ 9004196 0001205 782 **■**

82C558N Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
SA2	101	I/O-TTL	Cycle Multiplexed	System Address Bus Line 2
PPWR2		(8mA)		Peripheral Power Control Line 2
PPWR10				Peripheral Power Control Line 10
HDA2				Drive Address Line 2
SA1	102	I/O-TTL	Cycle Multiplexed	System Address Bus Line 1
PPWR1		(8mA)		Peripheral Power Control Line 1
PPWR9				Peripheral Power Control Line 9
HDA1				Drive Address Line 1
SA0	103	I/O-TTL	Cycle Multiplexed	System Address Bus Line 0
PPWR0		(8mA)		Peripheral Power Control Line 2
PPWR8				Peripheral Power Control Line 8
HDA0				Drive Address Line 0
IOCS16#	75	I-TTL		16-Bit I/O Chip Select: This signal is driven by I/O devices on the ISA bus to indicate that they support 16-bit I/O bus cycles.
MEMCS16#	76	I/O-TTL (8mA)		16-Bit Memory Chip Select: ISA slaves that are 16-bit memory devices drive this signal low. MEMCS16# is an input when the 82C558N owns the ISA bus. The 82C558N drives this signal low during ISA master to PCI memory cycles.
SBHE#	77	I/O-TTL (8mA)		System Byte High Enable: When asserted, SBHE# indicates that a byte is being transferred on the upper byte (SD[15:8]) of the data bus. SBHE# is negated during refresh cycles. SBHE# is an output when the 82C558N owns the ISA bus.
DBE#	136	O (4mA)		Data Buffer Enable: The IDE controller multiplexes its control and address signals on the SA lines. DBE# goes active when the SA lines are generating an IDE cycle.
MEMR#	78	I/O-TTL (8mA)		Memory Read: MEMR# is the command to a memory slave that it may drive data onto the ISA data bus. MEMR# is an output when the 82C558N is a master on the ISA bus. MEMR# is an input when an ISA master, other than 82C558N, owns the ISA bus.
MEMW#	79	I/O-TTL (8mA)		Memory Write: MEMW# is the command to a memory slave that it may latch data from the ISA data bus. MEMW# is an output when the 82C558N owns the ISA bus. MEMW# is an input when an ISA master, other than 82C558N, owns the ISA bus.
AEN	86	O (8mA)		Address Enable: AEN is asserted during DMA cycles to prevent I/O slaves from misinterpreting DMA cycles as valid I/O cycles. When asserted, AEN indicates to an I/O resource on the ISA bus that a DMA transfer is occurring. This signal is asserted also during refresh cycles. AEN is driven low upon reset.



912-3000-032

Revision: 1.0

Page 4

■ 9004196 0001206 **619 ■**

82C558N Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
IOCHRDY	87	I/O-TTL (8mA)		I/O Channel Ready: Resources on the ISA bus deassert IOCHRDY to indicate that wait states are required to complete the cycle. IOCHRDY is an input when the 82C558N owns the ISA bus. IOCHRDY is an output when an external ISA bus master owns the ISA bus.
IOCHK#	88	I-TTL		I/O Channel Check: When asserted, it indicates that a parity or an non-correctable error has occurred for a device or memory on the ISA bus. A NMI will be generated to the 3.3V Pentium CPU.
BALE	85	O (8mA)		Bus Address Latch Enable: BALE is an active high signal asserted by the 82C558N to indicate that the address, AEN, and SBHE# signal lines are valid. BALE remains asserted throughout ISA master and DMA cycles.
IOR#	82	I/O-S- TTL (8mA)		I/O Read: IOR# is the command to an ISA I/O slave device that the slave may drive data on to the ISA data bus (SD[15:0]). The I/O slave device must hold the data valid until after IOR# is negated. IOR# is an output when the IPC owns the ISA bus. IOR# is an input when an external ISA master owns the ISA bus.
IOW#	83	I/O-S- TTL (8mA)		I/O Write: IOW# is the command to an ISA I/O slave device that the slave may latch data from the ISA data bus (SD[15:0]). IOW# is an output when the 82C558N owns the ISA bus. IOW# is an input when an external ISA master owns the ISA bus.
SMEMR#	80	I/O-TTL (8mA)		System Memory Read: The 82C558N asserts SMEMR# to request a memory slave to provide data. If the access is below the 1MB range (00000000h-000FFFFFh) during DMA compatible, IPC master, or ISA master cycles, the 82C558N asserts SMEMR#.
SMEMW#	81	I/O-TTL (8mA)		System Memory Write: The 82C558N asserts SMEMW# to request a memory slave to accept data from the data lines. If the access is below the 1MB range (00000000h-000FFFFFh) during DMA compatible, IPC master, or ISA master cycles, the 82C558N asserts SMEMW#.
ZEROWS#	90	I-TTL		Zero Wait States: An ISA slave asserts ZEROWS# after its address and command signals have been decoded to indicate that the current cycle does not require any wait states.



Page 44

Revision: 1.0

912-3000-032

= 9004196 0001207 555 **=**

82C558N Signal Descriptions (cont.)

3.5.6 ISA DMA Arbiter Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
DREQ0/5	121	I-TTL	Non-602A Mode: PCIDV1 49h[1:0] = 00	Multiplexed DMA Request 0/5: The DREQ is used to request DMA service from the DMA controller within the 82C558N or for
			602A Mode: PCIDV1 49h[1:0] = 01	a 16-bit master to gain control of the expansion bus.
DREQ0			Non-602A Mode: PCIDV1 49h[1:0] = 01	DMA Request 0
			602A Mode: PCIDV1 49h[1:0] = 00	
DREQ5			Non-602A Mode: PCIDV1 49h[1:0] = 10	DMA Request 5
			602A Mode: PCIDV1 49h[1:0] = 10	
DREQA			602A Mode: PCIDV1 49h[1:0] = 11	DMA Request A: The DMA request on this input may be mapped to any internal DMA channel (DREQ[7:5] or DREQ[3:0]) by programming PCIDV1 4Ch[7] and 4Dh[1:0].
				If pin 121 has been selected to be DREQA, then the DREQ[x] to which DREQA is internally mapped to will also be recognized through other pins that may also be programmed to accept DREQ[x].
DREQ1/6	122		Non-602A Mode: PCIDV1 48h[7:6] = 00	Multiplexed DMA Request 1/6: The DREQ is used to reques DMA service from the DMA controller within the 82C558N, or
			602A Mode: PCIDV1 48h[7:6] = 01	for a 16-bit master to gain control of the expansion bus.
DREQ1			Non-602A Mode: PCIDV1 48h[7:6] = 01	DMA Request 1
			602A Mode: PCIDV1 48h[7:6] = 00	
DREQ6			Non-602A Mode: PCIDV1 48h[7:6] = 10	DMA Request 6
			602A Mode: PCIDV1 48h[7:6] = 10	
DREQB			602A Mode: PCIDV1 48h[7:6] = 11	DMA Request B: The DMA request on this input may be mapped to any internal DMA channel (DREQ[7:5] or DREQ[3:0]) by programming PCIDV1 4Ch[6:4].
				If pin 122 has been selected to be DREQB, then the DREQ[x] to which DREQB is internally mapped to will also be recognized through other pins that may also be programmed to accept DREQ[x].
DREQ2	118	I-TTL		DMA Request 2: The DREQ2 is used to request DMA service from the DMA controller within the 82C558N or for a 16-bit master to gain control of the expansion bus.



912-3000-032 Revision: 1.0 Page 45

3 9004196 0001208 491 **3**

82C558N Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
DREQ3/7	123 I-TTL	Non-602A Mode: PCIDV1 48h[5:4] = 00 602A Mode: PCIDV1 48h[5:4] = 01	Multiplexed DMA Request 3/7: The DREQ is used to request DMA service from the DMA controller within the 82C558N or for a 16-bit master to gain control of the expansion bus.	
DREQ3			Non-602A Mode: PCIDV1 48h[5:4] = 01	DMA Request 3
			602A Mode: PCIDV1 48h[5:4] = 00	
DREQ7			Non-602A Mode: PCIDV1 48h[5:4] = 10	DMA Request 7
			602A Mode: PCIDV1 48h[5:4] = 10	
DACK2#	110 0	PCIDV1 45h[1] = 0	DMA Acknowledge 2	
EDACKEN#		(4mA)	PCIDV1 45h[1] = 1	Encoded DACK# Enable: Enables DACK decoder output.
DACKA#	111	O (4mA)	PCIDV1 45h[1] = 0	General Purpose DMA Acknowledge: If pin 111 is selected to be DACKA#, the DACK[x]# that is generated on this pin depends upon the settings in PCIDV1 4Ch[7] and 4Dh[1:0]. Regardless of whether the corresponding DREQ[x] was generated via DREQA, or any other pin that may directly programmed to accept DREQ[x].
				if PCIDV1 4Ch[7] and 4Dh[1:0] are set to 010b, then DACK2# is generated on this pin. DACK2# will not be generated on pin 110.
EDACK2			PCIDV1 45h[1] = 1	Encoded DACK Mux 2: EDACK[2:0] encode the currently active DACK# line.
DACKB#	112	I/O-TTL (4mA)	PCIDV1 45h[4:3] = 00	General Purpose DMA Acknowledge: If pin 112 is selected to be DACKB#, the DACK[x]# that is generated on this pin depends upon the settings in PCIDV1 4Ch[6:4]. Regardless of whether the corresponding DREQ[x] was generated via DREQB, or any other pin that may directly programmed to accept DREQ[x]. If PCIDV1 4Ch[6:4] are set to 010b, then DACK2# is generated on this pin. DACK2# will not be generated on pin 110.
LM/IO#			PCIDV1 45h[4:3] = 01	Local Bus Memory I/O
MP5			PCIDV1 45h[4:3] = 10	Memory Parity 5
KBRST#			PCIDV1 45h[4:3] = 11	Keyboard Reset: From keyboard controller if internal keyboard emulation is disabled by setting PCIDV1 41h[4].
EOP	89	I/O-TTL (8mA)		End of Process: EOP is bidirectional, acting in one of two modes, and is directly connected to the TC line of the ISA bus. DMA slaves assert EOP to the 82C558N to terminate DMA cycles. The 82C558N asserts EOP to DMA slaves as a terminal count indicator.



Page 46

Revision: 1.0

912-3000-032

3004196 0001209 328

82C558N Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
REFRESH#	91	I/O-TTL (8mA)		Refresh: As an output, this signal is used to inform the 82C557 to refresh the local DRAM.
				During normal operation, a low pulse is generated every 15µs to indicate to the 82C557 that the DRAM is to be refreshed.
				During Suspend, if normal DRAM is used, the 32KHZ input to the 82C558N is routed out on this pin so that the 82C557 may perform DRAM refresh.
				An option to continuously drive this signal low during Suspend is also provided. The internal pull-up on this pin is disengaged in Suspend.
32KHZ	104	I-S		32KHz Clock: This signal is used as a 32KHz clock input. This signal is used for power management, and is usually the only active clock when the system is in Suspend mode.
HREQ	153	O (4mA)		Hold Request: This signal is connected to the HREQ pin of the 82C557 to indicate that a master or DMA cycle has requested control of the bus.
				An external pull-up is required for normal operation.
TMOD#		I-TTL	During reset if: Pin 153 = 1, normal operation	Strap Signal for Test Mode Operation (shared with 82C557): During power-on reset, this is the strap pin to enter the test mode operation.
			Pin 153 = 0, test mode is entered	Enable Test Mode: An external pull-down is required. If a test mode is to be entered, appropriate pull-ups or pull-downs on IRQ9 and IRQ11 will also be required for the straps shown below.
				Test Mode 0: During reset, when HRQ = 0, IRQ11 = 0, and IRQ9 = 0, float all outputs and bidirectional pins.
				Test Mode 1: During reset, when HRQ = 0, IRQ11 = 0, and IRQ9 = 1, configure all bidirectional pins as inputs and present the output of the NAND chain on the SPKR output.
				Test Mode 2: During reset, when HRQ = 0, IRQ11 = 1, and IRQ9 = 0, drive all even numbered pins high and all odd numbered pins low.
				Test Mode 3: During reset, when HRQ = 0, IRQ11 = 1, and IRQ9 = 1, drive all odd numbered pins high and all even numbered pins low.
AHOLD	4	I-TTL		Address Hold: This signal is connected to the AHOLD pin of the 82C557 and is used to monitor the bus arbitration.
HLDA	5	I-TTL		CPU Hold Acknowledge: This input is connected to the HLDA line of the 3.3V Pentium CPU. This signal indicates that the CPU has relinquished bus control to a bus master.



912-3000-032

Revision: 1.0

Page 47

■ 7004196 0001210 047 **■**

82C558N Signal Descriptions (cont.)

3.5.7 Interrupt Control Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
IRQA	113	I-TTL	PCIDV1 45h[5:4]	Interrupt Request A: A general purpose interrupt that may be mapped internally to any IRQ by programming PCIDV1 4Ch[3:0].
				The IRQ[x] that IRQA is internally mapped to will still be recognized through other pins that may be programmed to accept that interrupt (by itself or when muxed with other interrupts). If it is necessary to block other sources for IRQ[x] and have IRQA as the sole source, PCIDV1 45h[0] has to be set.
MP6		O (4mA)	PCIDV1 45h[4:3] = 10	Memory Parity 6
IRQ1	124	I-TTL	Non-602A Mode: PCIDV1 48h[3] = 0	Interrupt Request 1
IRQ1/4			Non-602A Mode: PCIDV1 48h[3] = 1	Multiplexed Interrupt Request 1/4: A time multiplexed input for IRQ1 and IRQ4.
RQMX0			602A Mode: PCIDV1 48h[3] = 0	Request Mux 0: A time multiplexed input for IRQ1, IRQ3, IRQ10, and IRQ12.
IRQ3/4	117	I-TTL	Non-602A Mode: PCIDV1 49h[5:4] = 00	Interrupt Request 3/4: A time multiplexed input for IRQ3 and IRQ4.
IRQ3			Non-602A Mode: PCIDV1 49h[5:4] = 01	Interrupt Request 3
IRQ4			Non-602A Mode: PCIDV1 49h[5:4] = 10	Interrupt Request 4
DREQ6			602A Mode: PCIDV1 49h[5:4] = 00	DMA Request 6
KBRST#			602A Mode: PCIDV1 49h[5:4] = 01	Keyboard Reset: An input from the keyboard controller if internal keyboard emulation is disabled.
IRQ5	127	I-TTL		Interrupt Request 5
IRQ6	128	I-TTL	Non-602A Mode: PCIDV1 48h[1] = 0	Interrupt Request 6
			602A Mode: PCIDV1 48h[1] = 0	
IRQ6/7			Non-602A Mode: PCIDV1 48h[1] = 1	Multiplexed Interrupt Request 6/7: A time multiplexed input for IRQ6 and IRQ7.
IRQ7	129	I-TTL	Non-602A Mode: PCIDV1 48h[0] = 0	Interrupt Request 7
			602A Mode: PCIDV1 48h[0] = 0	
IRQ9	131	I-TTL		Interrupt Request 9 (Also refer to the signal description for HREQ.)



Page 48 Revision: 1.0

912-3000-032

■ 9004196 0001211 T&6 ■

82C558N Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
IRQ11	133	I-TTL		Interrupt Request 11 (Also refer to the signal description for HREQ.)
IRQ14	135	i-TTL	Non-602A Mode: PCIDV1 48h[2] = 0	Interrupt Request 14
RQMX1			602A Mode: PCIDV1 48h[2] = 0	Request Mux 1: A time multiplexed input for IRQ8#, IRQ4, IRQ14, and IRQ15.
IRQ8#/15	120	I-TTL	Non-602A Mode: PCIDV1 49h[3:2] = 00	Multiplexed Interrupt Request 8#/15: A time multiplexed input for IRQ8# and IRQ15.
IRQ8#			Non-602A Mode: PCIDV1 49h[3:2] = 01	Interrupt Request 8#
IRQ15			Non-602A Mode: PCIDV1 49h[3:2] = 10	Interrupt Request 15
DREQ7			602A Mode: PCIDV1 49h[3:2] = 00	DMA Request 7
KBA20M			602A Mode: PCIDV1 49h[3:2] = 01	Keyboard Address Bit 20 Mask: An input from the keyboard controller if internal keyboard emulation is disabled.
IRQ10/12	116	I-TTL	Non-602A Mode: PCIDV1 49h[7:6] = 00	Multiplexed IRQ10/12: A time multiplexed input for IRQ10 and IRQ12.
IRQ10			Non-602A Mode: PCIDV1 49h[7:6] = 01	Interrupt Request 10
IRQ12			Non-602A Mode: PCIDV1 49h[7:6] = 10	Interrupt Request 12
DREQ5			602A Mode: PCIDV1 49h[7:6] = 00	DMA Request 5
INTR	6	O (4mA)		Interrupt Request: INTR is driven by the 82C558N to signal the 3.3V Pentium CPU that an interrupt request is pending and needs to be serviced. The interrupt controller must be programmed following a reset to ensure that INTR is at a known state.
3VAT#		I-TTL	During reset if: Pin 6 = 0, 3.3V Pin 6 = 1, 5.0V	Strap Option for 3.3V ISA Bus: At power-on reset, this pin functions as a strapping option for 3.3V or 5.0V ISA bus operation. An internal pull-up is enabled during reset.
				3.3V ISA bus operation - An external pull-down is required. 5.0V ISA bus operation - Default.
FERR#	7	1-TTL		Floating Point Coprocessor Error: This input causes two operations to occur. IRQ13 is triggered and IGERR# is enabled. An I/O write to Port 0F0h will set IGERR# low when FERR# is low.
IGERR#	8	O (4mA)		Ignore Coprocessor Error: IGERR# will go low after FERR# goes low and I/O write to Port 0F0h occurs. When FERR# goes high, IGERR# is driven high. This pin is normally high.



912-3000-032 Revision: 1.0 Page 4

- 9004196 0001515 915 **-**

82C558N Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
NMI	9	O (4mA)		Non-Maskable Interrupt: This signal is activated when a parity error from a local memory read is detected or when the IOCHK# signal from the ISA bus is asserted and the corresponding control bit in Port B is also enabled. The 82C558N also generates an NMI when either PERR# or SERR# is asserted.

3.5.7.1 RTC and Timer Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
RTCAS	105	O (4mA)		RTC Address Strobe: This signal is connected to the real-time clock's address strobe.
RTCRD#	106	O (4mA)		RTC Read: This pin is used to drive the read signal of the real-time clock.
RTCWR#	107	O (4mA)		RTC Write: This pin is used to drive the write signal of the real-time clock.
SPKR	92	O (8mA)		Speaker Data: This pin is used to drive the system board speaker. This signal is a function of the Timer-0 Counter-2 and Port 061h bit 1.

3.5.7.2 Miscellaneous Signals

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
LMEM#	11	I-TTL		Local Memory Accessed Indication: During local bus master accesses to local DRAM memory, this signal is driven by the 82C557. This information is used by the 82C558N to decide if the cycle is to be passed on to the local bus.
GPCS3#	115	0	PCIDV1 45h[4:3] = 00	General Purpose Chip Select 3
LADS#		(4mA)	PCIDV1 45h[4:3] = 01	Local ADS#
MP7			PCIDV1 45h[4:3] = 10	Memory Parity Bit 7
GPCS2#	52	O (4mA)	PCIDV1 45h[4:3] = 00	General Purpose Chip Select 2
LW/R#		O (4mA)	PCIDV1 45h[4:3] = 01	Local Write/Read
MP4		O (4mA)	PCIDV1 45h[4:3] = 10	Memory Parity Bit 4
KBA20M		I-TTL	PCIDV1 45h[4:3] = 11	Keyboard Address Bit 20 Mask: An input from the keyboard controller if internal keyboard emulation is disabled.



Page 50 Revision: 1.0

912-3000-032

9004196 0001213 859

82C558N Signal Descriptions (cont.)

Signal Name	Pin No.	Signal Type (Drive)	Selected By	Signal Description
GPCS1#	109	0	PCIDV1 45h[1] = 0	General Purpose Chip Select 1
EDACK1]	(4mA)	PCIDV1 45h[1] = 1	Encoded DACK 1
GPCS0#	108	0	PCIDV1 45h[1] = 0	General Purpose Chip Select 0
EDACK0		(4mA)	PCIDV1 45h[1] = 1	Encoded DACK 0
XDIR	73	O (4mA)	PCIDV1 4Dh[6] = 0	X Bus Direction: This signal is connected directly to the direction control of a 74F245 that buffers the utility data bus.
GPCS2#			PCIDV1 4Dh[6] = 1	General Purpose Chip Select 2
A20M#	12	O (4mA)		Address Bit 20 Mask: This pin is an output and generates the A20M# output by trapping GATEA20 commands to the keyboard or to Port 092h. The INIT signal to the CPU is generated whenever it senses reset commands to Port 060h/064h, or a Port 092h write command with bit 0 set high.
				When keyboard emulation is disabled, the 82C558N traps only Port 092h GATEA20 commands and accepts the GATEA20 input from the keyboard controller, which is sent out as A20M# to the CPU.
ROMCS#	53	O (4mA)		BIOS ROM Chip Select: This output goes active on both reads and writes to the ROM area to support flash ROM. For flash ROM support, writes to ROM can be supported by appropriately setting PCIDV1 47h[7].
KBDCS#				Keyboard Chip Select: It is also used to decode accesses to the keyboard controller.



912-3000-032

Revision: 1.0


Page 5

82C558N Signal Descriptions (cont.)

3.5.7.3 Power and Ground Signals

Signal Name	Pin No.	Signal Type	Selected By	Signal Description
GND	14, 15, 37, 38, 60, 72, 96, 119, 137, 142, 164, 185, 186, 200	I-G		Ground Connection
VCC3	10	I-P		Power Connection: 3.3V plane
VCC5	147, 165, 180, 201	I-P		Power Connection: 5.0V plane
VCC_AT	61, 84, 97, 114,	I-P		Power Connection: ISA bus power plane
VCC_MEM	26, 43	I-P		Power Connection: Memory power plane

Figure 3-5 PCI Interrupts Mapping Matrix





Page 52

Revision: 1.0

912-3000-032

-- 9004196 0001215 621 **--**

3.6 82C558N Programmable Pin Information

Table 3-12 82C558N Group-Wise Programmable Pins - Group 1

Pin No.	Selection 0	Selection 1
108	GPCS0#	EDACK0
109	GPCS1#	EDACK1
110	DACK2#	EDACKEN#
111	DACKA#	EDACK2

Table 3-13 82C558N Group-Wise Programmable Pins - Group 2

Pin No.	Selection 00	Selection 01	Selection 10	Selection 11
52	GPCS2#	LWR#	MP4	KBA20M
112	DACKB#	LMIO#	MP5	KBRST#
113	IRQA	IRQA	MP6	Reserved
115	GPCS3#	LADS#	MP7	Reserved
155	HDI	LRDY#	PEN#	HDI
156	THMIN	LDEV#	MPERR#	GPCS2#

Table 3-14 82C558N Group-Wise Programmable Pins - Group 3

Pin No.	Selection 0	Selection 1
126	RQMX2: RINGI+EPMI2#+EPMI3#+LOBAT	RQMX4: RINGI+EPMI2#+KBRST#+LOBAT
132	RQMX3: SUS/RES#+EPMI0#+EPMI1#+LLOBAT	RQMX5: SUS/RES#+ EPMI0#+EPMI1#+KBA20M



912-3000-032

Revision: 1.0

Page 53

Table 3-15 lists those pins that may be group-wise programmed to be signals listed under "Selection 0" or "Selection 1". This group of pins must be programmed to "Selection 0" if the 82C602A is not used, and must be programmed to "Selection 1" if the 82C602A is used.

Table 3-15 Group-Wise Programmable Pins - Group 4

Pin No.	Selection 0 (Non-602A Mode)	Selection 1 (602A-Mode)
116	IRQ10/12+ IRQ10+IRQ12	DREQ5+Reserved
117	IRQ3/4+IRQ3+IRQ4	DREQ6+KBRST#+Reserved+Reserved
120	IRQ8#/15+IRQ8#+IRQ15	DREQ7+KBA20M+Reserved+Reserved
121	DREQ0/5+DREQ0+DREQ5	DREQ0+DREQ0/5+DREQ5+DREQA
122	DREQ1/6+DREQ1+DREQ6	DREQ1+DREQ1/6+DREQ6+DREQB
123	DREQ3/7+DREQ3+DREQ7	DREQ3+DREQ3/7+DREQ7+Reserved
124	IRQ1+IRQ1/4	RQMX0 (IRQ1/3/10/12)
128	IRQ6+IRQ6/7	IRQ6
129	IRQ7+Reserved	IRQ7
135	IRQ14+Reserved	RQMX1 (IRQ8#/4/14/15)

Table 3-16 82C558N Pin-Wise Programmable Pin #1

Pin No.	Selection 0	Selection 1
73	XDIR	GPCS2#

Table 3-17 82C558N Pin-Wise Programmable Pin #2

Pin No.	Selection 0	Selection 1
125	PPWRL1	RSMRST

Table 3-18 IDE Support Signals

Pin No.	IDE Support Signal Name	Multiplexed on 82C558N Signal
103	HDA0	SA0
102	HDA1	SA1
101	HDA2	SA2
99	HDRD#	SA4
100	HDWR#	SA3
98	HDCS1#	SA5
136	DBE#	DBE#



Page 54 Revision: 1.0

912-3000-032

3.7 82C558N Suspend Mode Support

Table 3-19 list the status of the pins on the 82C558N during Suspend (refer to Table 3-9 for the pin status of the 82C557 during Suspend). The table also list pull-ups/-downs that are engaged internally and external pull-ups that may be required. The 82C556 has a strap option that will enable it to engage internal pull-downs on the HD bus and pull-ups on

the MD bus during Suspend. Please refer to the 82C556 Signal Descriptions for details.

Note: Pins not listed in the table are always driven during Suspend.

Table 3-19 82C558N Pin Status During Suspend

Tab	ne 3-19 620	JJJOIN FIII Status	During Suspend
ŀ		Hold/Suspend	
F	Pin No./Name	Level	PU/PD, Where
3	SMI#	TS CPU0V	
6	INTR	TS on Reset,	Int PU on Reset
		Driven in Suspend	
7	FERR#		PD on CPU0V
8	IGERR#	TS CPU0V	
11	LMEM#		PD during CPU0V
12	A20M#	TS CPU0V	
13	STPCLK#	TS CPU0V	
16	MD63	TS Suspend	
17	MD62	TS Suspend	
18	MD61	TS Suspend	
19	MD60	TS Suspend	
20	MD59	TS Suspend	
21	MD58	TS Suspend	
22	MD57	TS Suspend	
23	MD56	TS Suspend	
24	MD55	TS Suspend	
25	MD54	TS Suspend	
27	MD53	TS Suspend	
28	MD52	TS Suspend	
29	MD51	TS Suspend	
30	MD50	TS Suspend	
31	MD49	TS Suspend	
32	MD48	TS Suspend	
33	MD47	TS Suspend	
34	MD46	TS Suspend	
35	MD45	TS Suspend	
36	MD44	TS Suspend	
39	MD43	TS Suspend	
40	MD42	TS Suspend	
41	MD41	TS Suspend	
42	MD40	TS Suspend	
44	MD39	TS Suspend	
45	MD38	TS Suspend	
46	MD37	TS Suspend	
47	MD36	TS Suspend	
48	MD35	TS Suspend	
49	MD34	TS Suspend	
50	MD33	TS Suspend	
51	MD32	TS Suspend	

		Hold/Suspend	
F	Pin No./Name	Level	PU/PD, Where
52	GPCS2#	TS Suspend	Ext PU for GPCS2#,
		·	LWR#
53	ROMCS#+ KBDCS#	TS Suspend	Ext PU
54	SD15	TS Suspend	Ext PU/Int PU disen-
		·	gaged in Suspend
55	SD14	TS Suspend	Ext PU/Int PU disen-
		•	gaged in Suspend
56	SD13	TS Suspend	Ext PU/Int PU disen-
		,	gaged in Suspend
57	SD12	TS Suspend	Ext PU/Int PU disen-
		•	gaged in Suspend
58	SD11	TS Suspend	Ext PU/Int PU disen-
		•	gaged in Suspend
59	SD10	TS Suspend	Ext PU/Int PU disen-
			gaged in Suspend
62	SD9	TS Suspend	Ext PU/Int PU disen-
_			gaged in Suspend
63	SD8	TS Suspend	Ext PU/Int PU disen-
			gaged in Suspend
64	SD7	TS Suspend	Ext PU/Int PU disen-
•			gaged in Suspend
65	SD6	TS Suspend	Ext PU/Int PU disen-
		F	gaged in Suspend
66	SD5	TS Suspend	Ext PU/Int PU disen-
			gaged in Suspend
67	SD4	TS Suspend	Ext PU/Int PU disen-
			gaged in Suspend
68	SD3	TS Suspend	Ext PU/Int PU disen-
			gaged in Suspend
69	SD2	TS Suspend	Ext PU/Int PU disen-
			gaged in Suspend
70	SD1	TS Suspend	Ext PU/Int PU disen-
			gaged in Suspend
71	SD0	TS Suspend	Ext PU/Int PU disen-
		,	gaged in Suspend
73	XDIR+GPCS2#	TS Suspend	Ext PU for
-			XDIR+GPCS2#
74	ATCLK	D/DL Suspend	
76	MEMCS16#	TS Suspend	
77	SBHE#	TS Suspend	
78	MEMR#	TS Suspend	+



912-3000-032 Revision: 1.0 Page 55

💻 900419F 0001579 330 📥

82C558N Pin Status During Suspend (cont.)

F	Pin No./Name	Hold/Suspend Level	PU/PD, Where
79	MEMW#	TS Suspend	
80	SMEMR#	TS Suspend	
81	SMEMW#	TS Suspend	
82	IOR#	TS Suspend	<u> </u>
83	IOW#	TS Suspend	
85	BALE	DL	1 2 2 2
86	AEN	DL	
87	IOCHRDY	TS Suspend	
89	EOP	DL	
92	SPKR	TS Suspend	
91	REFRESH#	D/DL	Int PU disengaged during Suspend
105	RTCAS	DL	
	RTCRD#	TS Suspend	Ext 20K PU
107	RTCWR#	TS Suspend	Ext 20K PU
108	GPCS0#	TS for GPCS0#, D/TS for EDACK0 (SYSCFG D5h[7:6])	
109	GPCS1#	TS for GPCS1#, D/TS for EDACK1 (SYSCFG D5h[7:6])	
110	DACK2#	TS for DACK2#/ DL for EDACKEN#	Ext PU for DACK2#
111	DACKA#	TS for DACKA#, D/TS for EDACK2 (SYSCFG D5h[7:6])	
112	DACKB#	TS Suspend	Ext PU
113	IRQA	TS Suspend	
	GPCS3#	TS Suspend	External PU
	ATCLK/2	D/DL	
	DBE#	DH	
	PGNT0#	TS Suspend	Ext PU
	PGNT1#	TS Suspend	Ext PU
			Ext PU
	PGNT2#	TS Suspend	EXIPU
	SUSPI	DH/DL D	Open Drain Output, Ext PU
156	THMIN	TS Suspend	Ext PU for GPCS2#
158	PAR	TS Suspend	
	PERR#	TS Suspend	
	SERR#	TS Suspend	
	STOP#	TS Suspend	
	C/BE3#	TS Suspend	
	C/BE2#	TS Suspend	
	C/BE1#	TS Suspend	
	C/BE1#	TS Suspend	
			
	FRAME#	TS Suspend	
	IRDY#	TS Suspend	
	TRDY#	TS Suspend	
	DEVSEL#	TS Suspend	
172	AD31	TS Suspend	

Pin No./Name Level PU/PD, Where 173 AD30 TS Suspend 174 AD29 TS Suspend 174 AD29 TS Suspend 175 AD28 TS Suspend 175 AD28 TS Suspend 176 AD27 TS Suspend 176 AD27 TS Suspend 177 AD26 TS Suspend 178 AD25 TS Suspend 178 AD24 TS Suspend 181 AD23 TS Suspend 180 AD24 TS Suspend 182 AD22 TS Suspend 180 AD24 TS Suspend 183 AD21 TS Suspend 180 AD26 TS Suspend 184 AD20 TS Suspend 180 AD26 TS Suspend 187 AD19 TS Suspend 180 AD26 TS Suspend 188 AD18 TS Suspend 190 AD16 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 194 AD12 TS Suspend 195 AD11		Hold/Suspend	
174 AD29 TS Suspend 175 AD28 TS Suspend 176 AD27 TS Suspend 177 AD26 TS Suspend 178 AD25 TS Suspend 179 AD24 TS Suspend 181 AD23 TS Suspend 182 AD22 TS Suspend 183 AD21 TS Suspend 184 AD20 TS Suspend 187 AD19 TS Suspend 188 AD18 TS Suspend 189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend	Pin No./Name		PU/PD, Where
175 AD28 TS Suspend 176 AD27 TS Suspend 177 AD26 TS Suspend 178 AD25 TS Suspend 179 AD24 TS Suspend 181 AD23 TS Suspend 182 AD22 TS Suspend 183 AD21 TS Suspend 184 AD20 TS Suspend 187 AD19 TS Suspend 188 AD18 TS Suspend 189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	173 AD30	TS Suspend	
176 AD27 TS Suspend 177 AD26 TS Suspend 178 AD25 TS Suspend 179 AD24 TS Suspend 181 AD23 TS Suspend 182 AD22 TS Suspend 183 AD21 TS Suspend 184 AD20 TS Suspend 187 AD19 TS Suspend 188 AD18 TS Suspend 189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend	174 AD29	TS Suspend	
177 AD26 TS Suspend 178 AD25 TS Suspend 179 AD24 TS Suspend 181 AD23 TS Suspend 182 AD22 TS Suspend 183 AD21 TS Suspend 184 AD20 TS Suspend 187 AD19 TS Suspend 188 AD18 TS Suspend 189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend	175 AD28	TS Suspend	
178 AD25 TS Suspend 179 AD24 TS Suspend 181 AD23 TS Suspend 182 AD22 TS Suspend 183 AD21 TS Suspend 184 AD20 TS Suspend 187 AD19 TS Suspend 188 AD18 TS Suspend 189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	176 AD27	TS Suspend	
179 AD24 TS Suspend 181 AD23 TS Suspend 182 AD22 TS Suspend 183 AD21 TS Suspend 184 AD20 TS Suspend 187 AD19 TS Suspend 188 AD18 TS Suspend 189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	177 AD26	TS Suspend	
181 AD23 TS Suspend 182 AD22 TS Suspend 183 AD21 TS Suspend 184 AD20 TS Suspend 187 AD19 TS Suspend 188 AD18 TS Suspend 189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	178 AD25	TS Suspend	
182 AD22 TS Suspend 183 AD21 TS Suspend 184 AD20 TS Suspend 187 AD19 TS Suspend 188 AD18 TS Suspend 189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	179 AD24	TS Suspend	
183 AD21 TS Suspend 184 AD20 TS Suspend 187 AD19 TS Suspend 188 AD18 TS Suspend 189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	181 AD23	TS Suspend	
184 AD20 TS Suspend 187 AD19 TS Suspend 188 AD18 TS Suspend 189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	182 AD22	TS Suspend	
187 AD19 TS Suspend 188 AD18 TS Suspend 189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	183 AD21	TS Suspend	
188 AD18 TS Suspend 189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	184 AD20	TS Suspend	
189 AD17 TS Suspend 190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	187 AD19	TS Suspend	
190 AD16 TS Suspend 191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	188 AD18	TS Suspend	
191 AD15 TS Suspend 192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	189 AD17	TS Suspend	
192 AD14 TS Suspend 193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	190 AD16	TS Suspend	
193 AD13 TS Suspend 194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	191 AD15	TS Suspend	
194 AD12 TS Suspend 195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	192 AD14	TS Suspend	
195 AD11 TS Suspend 196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	193 AD13	TS Suspend	
196 AD10 TS Suspend 197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	194 AD12	TS Suspend	
197 AD9 TS Suspend 198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	195 AD11	TS Suspend	
198 AD8 TS Suspend 199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	196 AD10	TS Suspend	
199 AD7 TS Suspend 202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	197 AD9	TS Suspend	
202 AD6 TS Suspend 203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	198 AD8	TS Suspend	
203 AD5 TS Suspend 204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	199 AD7	TS Suspend	
204 AD4 TS Suspend 205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	202 AD6	TS Suspend	
205 AD3 TS Suspend 206 AD2 TS Suspend 207 AD1 TS Suspend	203 AD5	TS Suspend	
206 AD2 TS Suspend 207 AD1 TS Suspend	204 AD4	TS Suspend	
207 AD1 TS Suspend	205 AD3	TS Suspend	
	206 AD2	TS Suspend	
	207 AD1	TS Suspend	
208 AD0 TS Suspend	208 AD0	TS Suspend	

Table Abbreviations:

TS: Tristate

TS Suspend: Tristate during Suspend

TS CPU0V: Tristate during CPU0V (SYSCFG ADh[5] = 1)

D: Driven
DL: Driven low
DH: Driven high

Ext PU: External pull-up required

int PU: Internal pull-up

Note: For the internal pull-ups/-downs to be active,

SYSCFG A0h[6] = 1.



Page 56

Revision: 1.0

912-3000-032

9004196 0001219 277

4.0 **Functional Description**

4.1 **Reset Logic**

The PWRGD input to the 82C557 is used to generate the CPU and the system reset (CPURST). PWRGD is a "cold reset" which is generated when either PWRGD goes low (from the power supply, indicating a low power condition) or the system reset button is activated. When PWRGD makes a low-to-high transition, CPURST will go active and will remain active for at least 1ms after PWRGD goes high.

The INIT signal is used to initialize the 3.3V CPU during warm resets. INIT is generated for the following cases:

- When a shutdown condition is decoded from the CPU bus definition signals, the 82C558N will assert INIT for 15 T-states.
- Keyboard reset to I/O Port 064h.
- Fast reset to I/O Port 092h.

4.2 **System Clocks**

4.2.1 CPU and 82C557 Clocks


The 82C557 uses two high frequency clock inputs, CLK and ECLK.

The clock signals that go to the CPU and the 82C557's CLK inputs are required to be in the same phase and have minimum skew between them. The skew between the CLK input to the 82C557 and the CLK input to the CPU should not exceed 1ns. The 82C557's CLK is a single phase clock which is used to sample all host CPU synchronous signals and for clocking the 82C557's internal state machines.

ECLK literally means "Early Clock". ECLK is used for generating some critical signals for the host CPU and the cache controller logic. Its main use is to clock signals out earlier so that the signals are guaranteed to meet setup times of the CPU and cache. ECLK is required to be in the same phase as CLK but ahead of CLK. The delay from ECLK to CLK must meet the delay timing of a minimum of 2ns and a maximum of

Figure 4-1 shows the relationship between CPUCLK, CLK, and ECLK and the typical CPU and 82C557's clock distribution circuit.

Figure 4-1 **CPU and 82C557 Clock Distribution**





Revision: 1.0 912-3000-032

9004196 0001220 799 🖿

4.2.2 PCI and VL Bus Clocks

The 82C557 and the 82C558N require LCLK for the PCI and VL bus interface. The phase and frequency of the LCLK input to the 82C557, 82C558N, PCI bus, and VL bus is required to be the same and the maximum skew should not exceed 2ns. Figure 4-2 and Figure 4-3 show possible clock generation and distribution schemes for LCLK. The local bus can be asynchronous/synchronous to the CPU bus, but must be synchronous to the PCI bus.

4.2.3 ISA Bus Clocks

The 82C558N generates the ISA bus clock (ATCLK) from an internal division of LCLK. The ATCLK frequency is programmable and can be set to any of the four clock division options: LCLK/1, LCLK/2, LCLK/3, LCLK/4. This allows the system designer to tailor the ISA bus clock frequency to support a wide range of system designs and performance platforms.

Figure 4-2 Clock Distribution Method for VL Bus and PCI Connectors (Async. PCI and VL Bus)





Figure 4-3 Clock Distribution Method for VL Bus and PCI Connectors (Sync. PCI and VL Bus)





Page 58 Revision: 1.0

912-3000-032

9004196 0001221 925

4.3 Cache Subsystem

The integrated cache controller, which uses a direct-mapped, bank-interleaved scheme (for an asynchronous SRAM implementation) dramatically boosts the overall performance of the local memory subsystem by caching writes as well as reads (write-back mode). Cache memory can be configured as one or two banks of asynchronous SRAMs and sizes of 64KB, 128KB, 256KB, 512KB, 1MB, and 2MB are supported. In addition, the cache controller also supports 256KB, 512KB, 1MB, and 2MB of synchronous SRAM in a single/double bank configuration. Two programmable non-cacheable regions are provided. The cache controller operates in a nonpipelined or a pipelined mode, with a fixed 32-byte line size (optimized to match a CPU burst linefill) in order to simplify the motherboard design without increasing cost or degrading system performance. The secondary cache operates independently and in addition to the CPU's internal cache.

The cache controller of the 82C557 has a built-in tag comparator which improves system performance while reducing component count on the system board. The controller features a 64-bit wide data bus with 32-byte CPU burst support. The cache controller supports both write-back, adaptive write-back, and write-through schemes.

The cache controller uses a 32-byte secondary cache line size. It supports read and write bursting in 3-2-2-2 bursts for the asynchronous SRAM and 3-1-1-1 burst read/write for synchronous SRAMs. 2-1-1-1 burst read/write cycles are supported for synchronous SRAMs at 50MHz. In this case, the ADSC# output of the processor needs to be connected to the ADSC# input of the synchronous SRAM. The 8-bit tag has a "dirty" bit option for the write-back cache. The cache controller uses standard single bank SRAMs or dual bank SRAMs with interleaving (only in the case for asynchronous SRAM) for optimum cache performance.

4.3.1 CPU Burst Mode Control

The Viper-N Chipset fully supports the 64-bit wide data path for the CPU burst read and burst write cycles. The cache and DRAM controllers in the 82C557 ensure that data is burst into the CPU whenever the CPU requests a burst linefill or a burst write to the system memory.

The 82C557 contains separate burst counters to support DRAM and external cache burst cycles. The DRAM controller performs a burst for the L2 cache read miss linefill cycle (DRAM to L2 cache and CPU) and the cache controller burst supports the CPU burst linefill (3.3V Pentium and K5 burst linefill and the Cyrix M1 linear burst linefill) for the L2 cache hit cycle (L2 cache to the 3.3V Pentium CPU). Depending on the kind of processor being used, either the 3.3V Pentium quad word burst address sequencing or the Cyrix M1 quad word linear burst address sequencing is used for all system memory burst cycles.

4.3.1.1 Cyrix Linear Burst Mode Support

The Viper-N Chipset supports the Cyrix linear burst mode. SYSCFG 17h[0] in the 82C557 determines which burst mode is to be implemented, the Intel 3.3V Pentium CPU burst mode or the Cyrix linear burst mode (see Table 4-1). No additional hardware is required for supporting either of these modes.

When using a synchronous SRAM solution, care must taken that the synchronous SRAM burst protocol complements the processor's burst protocol. Table 4-2 shows the burst mode sequence for both of these processors.

Table 4-1 Burst Type Select Register Bit

7	6	5	4	3	2	1	0			
SYSCFG 17h	SYSCFG 17h Miscellaneous Control Register 2									
Generate NA# for PCI slave access in sync LCLK mode: 0 = No 1 = Yes	NA# generation for PCI slave access: 0 = Do not generate NA# 1 = Generate NA# for async LCLK mode	Sync two bank select: 0 = Rsrvd 1 = Set this bit to 1 when two banks of sync SRAM are installed	BRDY# control for PCI cycles: 0 = Normal BRDY# 1 = Fast BRDY#	Fast FRAME# generation for PCI cycles: 0 = Disable 1 = Enable	Pipelining during byte merge: 0 = Disabled 1 = Enabled	Sync SRAM type: 0 = Standard 1 = Pipelined	Burst type: 0 = Intel burst protocol 1 = Linear burst protocol			

OPTi

912-3000-032 Revision: 1.0 Page 59

■ 400474P 0007555 9P7 ■

Table 4-2 Burst Modes

1st Address	2nd Address	3rd Address	4th Address
Cyrix Linear Burst Mode			
0	8	10	18
8	10	18	0
10	18	0	8
18	0	8	10
Intel Burst Mode			
0	8	10	18
8	0	18	10
10	18	0	8
18 10		8	0

4.3.2 Cache Cycle Types

Some cache terminology and cycle definitions that are chipset specific:

The cache hit/miss status is generated by comparing the high-order address bits (for the memory cycle in progress) with the stored tag bits from previous cache entries. When a match is detected and the location is cacheable, a cache hit cycle takes place. If the comparator does not detect a match or a non-cacheable location is accessed (based on the internal non-cacheable region registers), then the current cycle is a cache miss.

A cache hit/miss decision is always made at the end of the first T2 for a non-pipeline cycle and at the end of the first T2P for a pipeline cycle, so the SRAM read/write cycle will begin after the first T2 or T2P. The cacheable decision is based on the DRAM bank decodes and the chipset's configuration registers for non-system memory areas and non-cacheable area definitions. If the access falls outside the system memory area, it is always non-cacheable.

The dirty bit is a mechanism for monitoring coherency between the cache and system memory. Each tag entry has a corresponding dirty bit to indicate whether the data in the represented cache line has been modified since it was loaded from system memory. This allows the 82C557 to determine whether the data in the system memory is "stale" and needs to be updated before a new memory location is

allowed to overwrite the currently indexed cache entry. The Viper-N supports several Tag/Dirty schemes and those are described in Section 4.3.4.7 on page 76.

A linefill cycle occurs for a cache read miss cycle. It is a data read of the new address location from the system memory and a corresponding write to the cache. The tag data will also be updated with the new address.

A castout cycle occurs for a cache read miss cycle, but only if the cache line that is being replaced is "dirty". In this cycle, the dirty cache line is read from the cache and written to the system memory. The upper address bits for this cycle are provided by the tag data bits.

A write-back cycle consists of performing a castout cycle followed by a linefill cycle. The write-back cycle causes an entire cache line (32 bytes) to be written back to memory followed by a line burst from the new memory location into the cache and to the CPU simultaneously. The advantages of performing fast write cycles to the cache (for a write hit) typically outweigh the cycle overhead incurred by the write-back scheme.

4.3.3 Single and Double Bank Support

The 82C557 supports one or two banks of SRAM. SYSCFG 08h[7] controls this feature (as shown in Table 4-3).



Page 60 Revision: 1.0

912-3000-032

■ 9004196 0001223 7T8 **■**

Table 4-3	SRAM	Bank	Support	Register	Bit
-----------	------	------	---------	----------	-----

7	6	5	4	3	2	1	0
SYSCFG 08h	SYSCFG 08h CPU Cache Control Register 1						
L2 cache bank select: 0 = Double bank (inter- leaved) ⁽¹⁾ 1 = Single bank (non-inter- leaved)	Line compara- tor for bus masters: ⁽²⁾ 0 = Disable 1 = Enable	CPU HITM# pin sample timing: 0 = Delay 1 more clock 1 = No delay	DRAM parity check: 0 = Disable 1 = Enable	Combined Tag/ Dirty control: 0 = Tag and Dirty on different chips 1 = Tag and Dirty are on the same chip	CPU address pipelining: ⁽³⁾ 0 = Disable 1 = Enable	L1 cache write- back/write- through mode setting: 0 = Write- through only 1 = Write-back enabled	BIOS area cacheability in L1 cache: 0 = Cacheable 1 = Non-cache- able

- (1) Interleaved on A3 for async SRAMs, interleaved on A17 for sync SRAMs. Note that for 2-1-1-1 sync SRAM operation, dual non-interleaved banks are not supported. Only single bank is supported.
- (2) For a master request if the subsequent read/write is within the same cache line, CPU 'Inquire' cycles are not done until there is a cache line miss.
- (3) Turn on for standard sync SRAMs in 3-1-1-1 R/W or for async SRAMs. This bit must be off for standard sync SRAMs in 2-1-1-1 R/W. Also refer to SYSCFG 11h[4]. At any time, either SYSCFG 08h[2] or 11h[4] can be active, but not both at the same time.

4.3.4 Cache Operation

The following discussion pertains to asynchronous SRAMs, but is valid for the synchronous SRAM as well, except that the synchronous SRAM supports 3-1-1-1 cycles and 2-1-1-1 cycles at 50MHz instead of 3-2-2-2 cycles.

4.3.4.1 L2 Cache Read Hit

On an L1 read miss and an L2 read hit, the secondary cache provides data to the CPU. The 82C557 follows either the 3.3V Pentium CPU's burst protocol or the M1's linear burst mode protocol to fill the processor's internal cache line.

The cache controller will sample CACHE# from the CPU at the end of T1 and perform a burst read if CACHE# is sampled active. The first cache read hit for a cycle is always one wait state. If a read cycle can be converted to a burst, the read cycle is extended for the additional three words continuing at one wait state per cycle. To achieve the burst at this rate, the hit or miss decision must be made before BRDY# is returned to the CPU at the end of the second T2. The cache hit comparator in the 82C557 compares the data from the tag RAM with the higher address bits from the CPU bus. The output of this comparator generates the BRDY# signal to the 3.3V

Pentium CPU. The tag comparator's output is sampled at the end of the first T2, and BRDY# is generated one clock later for cache hits, resulting in a leadoff of three cycles. BRDY# will go inactive to add wait states depending on the wait states programmed. Refer to Table 4-5 for the tag compare table.

If two SRAM banks are used, address bit A4 from the CPU will be the least significant address bit that goes to the data SRAMs. The data output for each SRAM bank is controlled by a separate output enable for each SRAM bank (OCDOE# and ECDOE#). The OCDOE#/ECDOE# generation for the leadoff cycle is based on address bit A3 from the CPU. The two signals OCDOE# and ECDOE# will interleave the data read from the two cache banks in a burst cycle. If one SRAM bank is used, address bit A3 from the CPU will be the least significant address bit that goes to the SRAMs and the output enable ECDOE# will be active for the complete cycle.

Figures 4-4 through 4-6 show various L2 cache read hit cycles.




912-3000-032

Revision: 1.0

Page 6

9004146 0001554 634 🖿

Figure 4-4 L2 Cache Read Hit Cycle - Async. SRAMs (Double Bank)






Page 62 Revision: 1.0

912-3000-032

■ 9004196 0001225 570 **■**

Figure 4-5 L2 Cache Read Hit Cycle - Sync. SRAMs



OPTi


912-3000-032

Revision: 1.0

Page 63

- 9004196 0001226 407 **-**

Figure 4-6 L2 Cache Read Hit Cycle Async. SRAMs (Single Bank)





Page 64

Revision: 1.0

912-3000-032

9004196 0001227 343 **1**

4.3.4.2 L2 Cache Write Hit Cycle

Write-through Mode: In this mode, data is always written to the L2 cache and to the system memory. The dirty bit is not used. When the write to the system memory is completed, BRDY# is returned to the CPU.


Write-back Mode: For a write hit case, the data is written only to the L2 cache (the system memory is not updated) and the dirty bit is always made dirty. The cache controller will sample CACHE# from the CPU at the end of T1 and execute a burst write if CACHE# is sampled active, otherwise the cycle will end in a single write. In this mode, the write cycle is

completed in a 3-2-2-2 burst. For synchronous SRAMs, the cycle can be completed in a 2-1-1-1 burst if operating at 50MHz. The write enable signals OCAWE# and ECAWE# to the SRAM odd and even banks respectively, are based on address bit A3 from the CPU and will interleave writes to the two banks.

For writes, only the byte requested by the CPU can be written to the cache. This is done by using the BEx# from the CPU to control the SRAM chip selects.

Refer to Figures 4-7 through 4-9 show various write hit burst cycles.

Figure 4-7 Write Hit Burst Cycle for Write-Back Mode - Async. SRAM (Double Bank)






912-3000-032

Revision: 1.0

Page 6

Figure 4-8 Write Hit Burst Cycle for Write-Back Mode (Single Bank) - Async. SRAM






Page 66 Revision: 1.0 912-3000-032

= 9004196 0001229 116 =

Figure 4-9 Write Hit Burst Cycle for Write-Back Mode - Sync. SRAM



OPTi

912-3000-032

Revision: 1.0

Page 67

= 9004196 0001230 938 **=**

4.3.4.3 L2 Cache Read Miss

Write-back Mode: There are two cache read miss cases depending on the status of the dirty bit.

CASE 1: Read miss of a "clean" cache line.

In this case, only a linefill cycle is executed. The L2 cache line that is to be replaced with a new line from the DRAM will just be overwritten. The linefill cycle is done by reading the new data from the system memory first and then the data is simultaneously written to both the CPU and the secondary cache.

The sequence for CASE 1 linefill is: System memory read
⇒ write to the L2 cache + CPU read.

The cache controller will update the tag data bits and the dirty bit in the background during the linefill cycle. At the end of T1, if the CACHE# signal from the CPU is negated, a linefill cycle will not be executed. Instead, only the eight bytes requested by the CPU will be read from the system memory. The tag and the dirty bit will not be updated.

CASE 2: Read miss with cache line dirty.

The cache line for this case has been modified and only the L1 and L2 cache have the updated copy of the data. Before this line is overwritten in the cache, the modified line must first be written to the system memory by performing a castout cycle. After the completion of the castout cycle, a linefill cycle is executed. The linefill cycle is performed by reading the new data from the system memory and then simultaneously writing this data to the CPU and the secondary cache.

The sequence for CASE 2 is: Read the dirty line from L2 cache

⇔ write to the system memory

new line read from system memory

write to the L2 cache + CPU read.

The cache controller will update the tag data bits and the dirty bit in the background during the castout cycle. If the CACHE# signal from the CPU is inactive, then the eight bytes requested by the CPU will be read from the system memory. The tag and the dirty bit are not updated.

Figures 4-10 through 4-12 show various L2 cache read miss cycles.



Page 68

Revision: 1.0

912-3000-032

- 9004196 0001231 874 **-**

300ns **CLK** ADS# CACHE# W/R# NA# If Pipeline Enabled ECA4 OCA4/ECA3 **HACALE ECDOE#** OCDOE# **ECAWE#** OCAWE# Tag Sample Point TAG[7:0] TAGWE# DIRTY F Dirty Sample Poin DTYWE# HD[63:0] BRDY# MD[63:0] MA[11:0] row-ad RAS[3:0]# CAS[7:0]# DWE# DLE[1:0]# HDOE#

Figure 4-10 L2 Cache Read Miss Clean Burst of 8-3-3-3 (Linefill Cycle) - Async. SRAMs

Note: This diagram is also for "DRAM Read Page Hit Cycle".




912-3000-032

Revision: 1.0

Page 6

- 9004196 0001232 700 **-**

Figure 4-11 L2 Cache Read Miss Clean Burst of 8-3-3-3 (Linefill Cycle) - Sync. SRAMs






Page 70

Revision: 1.0

912-3000-032

- 9004196 0001233 647 **-**





OPTi

912-3000-032

Revision: 1.0

Page 71

1 9004196 0001234 583 **55**


4.3.4.4 L2 Cache Write Miss

Write-back or Write-through Cases: The data is not written to the SRAM and the tag data remains unchanged. The data is written only to the system memory.

If the write buffer and DRAM posted write is enabled then is available, it is stored there and the cycles are posted writes to the DRAM. If the target is on the PCI bus, VL bus, or ISA bus the cache controller will not be active.

Figures 4-13 and 4-14 show L2 cache write miss cycles.

Figure 4-13 L2 Cache Write Miss Burst Cycle (4-3-3-3) - Async. SRAMs



Note: This diagram is also for "DRAM Write Page Hit Cycle".




Page 72

Revision: 1.0

912-3000-032

🔳 9004196 0001235 41T 🖿

Figure 4-14 L2 Cache Write Miss Burst Cycle - Sync. SRAMs





912-3000-032

Revision: 1.0

Page 73

■ 9004196 0001236 356 **■**

4.3.4.5 Adaptive Write-Back Policy

Any of the following three write policies supported by the Viper Notebook Chipset can be chosen: write-back, write-through, and adaptive write-back, by programming SYSCFG 02h[5:4] and SYSCFG 08h[1] (as shown in Table 4-4).

Depending on the state of these bits and the type of DRAM cycle that would be required to complete the write hit cycle, the cache controller decides whether to update the DRAM memory, however, the cache is always updated. The adaptive write-back policy tries to reduce the disadvantages of

both the write-through and the write-back schemes to a minimum. The best case cache write burst timing (for an asycn-hronous cache) is 3-2-2-2, and the best case DRAM page hit write burst timing is 4-3-3-3. The adaptive write-back scheme converts a write hit cycle to a write through cycle only if the address location being written to corresponds to a page hit. In this manner, this scheme incurs a four CLK penalty for a burst write cycle but it saves a 13 CLK penalty (for a castout cycle) that would have occurred later due to a read miss access. There are two adaptive write-back modes.

Table 4-4 Register Bits Associated with Write Policies

7	6	5	4	3	2	1	0		
SYSCFG 02h	YSCFG 02h L2 Cache Control Register 1								
Cache size If SYSCFG 0Fh[0] = 0 00 = 64KB 01 = 128KB 10 = 256KB 11 = 512KB	selection: If SYSCFG 0Fh[0] = 1 00 = 1MB 01 = 2MB 10 = Rsrvd 11 = Rsrvd	Cache wr 00 = L2 cache 01 = Adaptive Wr 10 = Adaptive Wr 11 = L2 cach	write-through rite-back Mode 1 rite-back Mode 2	Cache mode 00 = Disable 01 = Test M 10 = Test M 11 = Enable I	L2 cache ode 1 ⁽¹⁾ ode 2 ⁽²⁾	DRAM post write: 0 = Disable 1 = Enable	CAS precharge in CLKs: 0 = 2 CLKs 1 = 1 CLK		

- (1) Test Mode 1; External tag write (tag data write-through SYSCFG 07h)
- (2) Test Mode 2; External tag read (tag data read from SYSCFG 07h)

SYSCFG 08h			CPU Cache C	Default = 00h			
L2 cache bank select: 0 = Double bank (inter- leaved) ⁽¹⁾ 1 = Single bank (non-inter- leaved)	Line compara- tor for bus masters: ⁽²⁾ 0 = Disable 1 = Enable	CPU HITM# pin sample timing: 0 = Delay 1 more clock 1 = No delay	DRAM parity check: 0 = Disable 1 = Enable	Combined Tag/ Dirty control: 0 = Tag and Dirty on different chips 1 = Tag and Dirty are on the same chip	CPU address pipelining: ⁽³⁾ 0 = Disable 1 = Enable	L1 cache write- back/write- through mode setting: 0 = Write- through only 1 = Write-back enabled	BIOS area cacheability in L1 cache: 0 = Cacheable 1 = Non-cache- able

- (1) Interleaved on A3 for async SRAMs, interleaved on A17 for sync SRAMs. Note that for 2-1-1-1 sync SRAM operation, dual non-interleaved banks are not supported. Only single bank is supported.
- (2) For a master request if the subsequent read/write is within the same cache line, CPU 'Inquire' cycles are not done until there is a cache line miss.
- (3) Turn on for standard sync SRAMs in 3-1-1-1 R/W or for async SRAMs. This bit must be off for standard sync SRAMs in 2-1-1-1 R/W. Also refer to SYSCFG 11h[4]. At any time, either SYSCFG 08h[2] or 11h[4] can be active, but not both at the same time.



Page 74

Revision: 1.0

912-3000-032

■ 9004196 0001237 292 ■

4.3.4.5.1 Write-Through on Page Hit and RAS# Active (AWB Mode 1)

In this mode, the data is written through to the DRAM on a write hit if the address being written to causes a page hit and the corresponding RAS# signal is active. The data will not be written through if, either the RAS# is inactive or if it is a page miss. In this case, the write hit cycle completes in the same manner as in a write-back scheme.

4.3.4.5.2 Write-Through on Page Hit (AWB Mode 2)

In this mode, data is written through to the DRAM on a write hit if the address being written to causes a page hit. RAS# being active/inactive does not come into consideration when making this decision.


4.3.4.6 Tag Compare Table

The upper address bits used to compare for a L2 cache hit status will depend on the total L2 cache size. Table 4-5 shows the address bits from the CPU bus and the tag data bit used in the tag comparator of the 82C557. Figure 4-15 shows the block diagram of the L2 cache tag structure.

Table 4-5 **Tag Compare Table**

	L2 Cache Size								
Tag Data	64KB	128KB	256KB	512KB	1MB	2MB			
TAG0	A16	A24	A24	A24	A24	A24			
TAG1	A17	A17	A25	A25	A25	A25			
TAG2	A18	A18	A18	A26	A26	A26			
TAG3	A19	A19	A19	A19	A27	A27			
TAG4	A20	A20	A20	A20	A20	A28			
TAG5	A21	A21	A21	A21	A21	A21			
TAG6	A22	A22	A22	A22	A22	A22			
TAG7	A23	A23	A23	A23	A23	A23			
Dirty Bit	Dirty	Dirty	Dirty	Dirty	Dirty	Dirty			

Figure 4-15 82C557 Internal Tag Comparator Block Diagram



912-3000-032

Revision: 1.0

9004196 0001238 129 🚥

4.3.4.7 Tag and Dirty RAM implementations

There are various tag/dirty RAM implementations supported by the Viper-N Chipset.

4.3.4.7.1 Separate Tag/Dirty RAM Implementation

If a 32Kx1 part is used for the dirty RAM, there has to be a separate dirty input bit and a separate dirty output bit. In this implementation, the TAGWE# signal from the 82C557 is used to update the tag RAM and the DIRYTWE# signal from the 82C557 is used to update the dirty RAM.

4.3.4.7.2 Combined Tag/Dirty RAM Implementation

There are various ways of achieving a combined tag/dirty RAM implementation. In all these implementations, the best write burst performance obtainable is a 4-2-2-2/5-2-2-2 cycle.

A 32Kx9 SRAM can be used to implement eight tag bits and one dirty bit. In this case, the TAGWE# signal from the 82C557 is used to update both the tag and dirty information.

The OE# signal of the 32Kx9 SRAM can be connected to the DIRYTWE# signal from the 82C557 or it can be tied to GND. The DIRYTI signal of the 82C557 becomes a bidirectional signal and it now serves as the dirty I/O bit. This scheme is shown in Figure 4-17.

A 32Kx8 SRAM can be used, wherein seven bits are used for the tag RAM and one bit is used for the dirty RAM. In this case, the TAGWE# signal from the 82C557 is used to update both the tag and dirty information. The OE# of the 32Kx8 SRAM can be connected to the DIRYTWE# signal from the 82C557 or it can be tied to GND. TAG[7:1] convey the tag information and TAG0 becomes the dirty I/O bit. In this scheme, the amount of main memory that can be cached reduces by half as compared to an 8-bit tag implementation. This scheme is shown in Figure 4-18.

A 32Kx8 SRAM can be used to implement the eight tag bits and another 32Kx8 SRAM used to implement the single dirty I/O bit. This scheme is identical to the 32Kx9 implementation and is shown in Figure 4-19.

Table 4-6 Tag/Dirty RAM Control Register Bits

7	6	5	4	3	2	1	0
SYSCFG 16h			L2 Cache Co	ntrol Register 4	·		Default = 00h
DIRTY pin control: 0 = Input only 1 = I/O (for a combined Tag/ Dirty SRAM)	Reserved	Tag size: 0 = 8-bit tag 1 = 7-bit tag	Single write hit leadoff cycle:(1) 0 = 5 cycles for combined Tag/ Dirty 1 = 4 cycles	Pre-snoop control: 0 = Pre-snoop only for starting address of 0. 1 = Pre-snoop for all addresses except for line boundary.	Reserved	Assert DLE# one-half an LCLK cycle ear- lier during CPU read access from VL bus: 0 = No 1 = Yes	HDOE# ends one clock before the end of the cycle: 0 = No 1 = Yes

(1) This bit must be set only when the DIRTY bit is on a *1 part which has separate input and output.

	kallaris de Alfrida je dan	i ang ing pangang ang pangang ang pangang ang pangang ang pangang pangang pangang pangang pangang pangang pang	tanit melapita Yanga - Ala Sasari	inidijamitti ja jili kingdajdan			
SYSCFG 08h			CPU Cache C	ontrol Register 1	Default = 00h		
L2 cache bank select: 0 = Double bank (inter- leaved) ⁽¹⁾ 1 = Single bank (non-inter- leaved)	Line compara- tor for bus masters: ⁽²⁾ 0 = Disable 1 = Enable	CPU HITM# pin sample timing: 0 = Delay 1 more clock 1 = No delay	DRAM parity check: 0 = Disable 1 = Enable	Combined Tag/ Dirty control: 0 = Tag and Dirty on different chips 1 = Tag and Dirty are on the same chip	CPU address pipelining: ⁽³⁾ 0 = Disable 1 = Enable	L1 cache write- back/write- through mode setting: 0 = Write- through only 1 = Write-back enabled	BIOS area cacheability in L1 cache: 0 = Cacheable 1 = Non-cache- able

- (1) Interleaved on A3 for async SRAMs, interleaved on A17 for sync SRAMs. Note that for 2-1-1-1 sync SRAM operation, dual non-interleaved banks are not supported. Only single bank is supported.
- (2) For a master request if the subsequent read/write is within the same cache line, CPU 'Inquire' cycles are not done until there is a cache line miss.
- (3) Turn on for standard sync SRAMs in 3-1-1-1 R/W or for async SRAMs. This bit must be off for standard sync SRAMs in 2-1-1-1 R/W. Also refer to SYSCFG 11h[4]. At any time, either SYSCFG 08h[2] or 11h[4] can be active, but not both at the same time.



Page 76 Revision: 1.0 912-3000-032

- 9004196 0001239 065 **-**

Figure 4-16 32Kx8 and 32Kx1 Split Tag/Dirty RAM Implementation






Figure 4-17 32Kx9 Combined Tag/Dirty RAM Implementation



(8-bit Tag and 1-bit Dirty Example)

Figure 4-18 32Kx8 Combined Tag/Dirty RAM Implementation




(7-bit Tag and 1-bit Dirty Example)

912-3000-032 Revision: 1.0 Page 77


9004196 0001240 887 📟

Figure 4-19 32Kx8 and 32Kx8 Combined Tag/Dirty RAM Implementation



(8-bit Tag and 1-bit Dirty Example)

Figure 4-20 32Kx8 and 32Kx8 Combined Tag/Dirty RAM Implementation (Separate Devices)



OPTi

Page 78 Revision: 1.0

912-3000-032

■ 9004196 0001241 713 **■**

4.3.4.8 Cache Initialization

On power-up, the tag RAM will contain random data and the L2 cache will contain no valid data. Therefore, the cache must be initialized before it is enabled.

Initializing Procedure 1: The cache is initialized by configuring the cache controller to the write-through mode. This will cause all the cache read miss cycles to fill the cache with valid data. This can be done by reading a block of system memory that is greater than or equal to the size of the cache. Once the cache is initialized, it is always valid. After this is done, the L2 cache can be set up for write-back operation by initializing the dirty bits. This is done by first enabling the cache controller to the write-back mode. Then, by reading a block of system memory that is greater than or equal to twice the size of the cache, the dirty bits will be cleared and the L2 cache will be valid.

Initializing Procedure 2: This procedure uses the cache controller in Test Mode 1 and Test Mode 2 as defined in SYSCFG 02h[3:2] and 07h[7:0]. (Refer to Table 4-1.)

The upper bits of an address is written to SYSCFG 07h. The cache controller is now set to Test Mode 2. Writing a block equal to the size of the cache to the system memory will write the contents of SYSCFG 07h to the tag. The cache controller is now configured in the write-through mode and reading a block of system memory equal to the size of the cache will make the data in the cache valid. Next, by reading a block of system memory which is greater than or equal to twice the size of the cache, the dirty bits will be cleared and the L2 cache will be valid.

Disabling the Cache: Disabling of a write-back cache cannot be done by just turning off the cache enable register bit in the 82C557. There may still be valid data in the cache that has not been written to the system memory. Disabling write-back cache without flushing this valid data usually causes a system crash.

This situation can be avoided by first reading a cacheable memory block *twice* the size of the cache. "Twice the size" of the cache is required to make sure every location gets a read miss, which will cause a castout cycle if the cache line is dirty. The cache can then be disabled. *Note: No writes should occur during this process.*

4.3.4.9 Write Back Cache with DMA/ISA Master/ PCI Master Operation

The L1 and the L2 cache contain the only valid copy (modified) of the data. The 82C557 will execute an inquire cycle to the L1 cache for all master accesses to the system memory area. This will increase the bus master cycle time for every access to the system memory which will also decrease the bus master performance. The Viper Notebook Chipset provides the option of a snoop-line comparator (snoop filtering) to increase the performance of a bus master with the L1 cache.

L1 Cache Inquire Cycle: This cycle begins with the CPU relinquishing the bus with the assertion of HLDA. On sampling HLDA active, the 82C557 will assert AHOLD. The address will flow from the master to the CPU bus and the 82C557 will assert EADS# for one CPU clock. If the CPU does not respond with the assertion of HITM#, the 82C557 will complete the cycle from the L2 cache or the system memory. If HITM# was asserted, the 82C557 will expect a castout cycle from the L1 cache and in response AHOLD is negated until the end of the castout cycle.

Table 4-7 Test Mode Selection/Control Bits

7	6	5	4	3	2	1	0
SYSCFG 02h			L2 Cache Contr	Default = 00h			
Cache size If SYSCFG OFh[0] = 0 00 = 64KB 01 = 128KB 10 = 256KB 11 = 512KB	selection: If SYSCFG 0Fh[0] = 1 00 = 1MB 01 = 2MB 10 = Rsrvd 11 = Rsrvd	Cache wri 00 = L2 cache 01 = Adaptive Wr 10 = Adaptive Wr 11 = L2 cach	write-through ite-back Mode 1 ite-back Mode 2		e L2 cache	DRAM post write: 0 = Disable 1 = Enable	CAS precharge in CLKs: 0 = 2 CLKs 1 = 1 CLK

(1) Test Mode 1; External tag write (tag data write-through SYSCFG 0/h)

(2) Test Mode 2; External tag read (tag data read from SYSCFG 07h)

SYSCFG 07h Tag Test Register Default = 00h

If in Test Mode 1, data from this register is written to the tag. If in Test Mode 2, data from the tag is read into this register.

(Refer to SYSCFG 02h.)

OPTi

912-3000-032 Revision: 1.0 Page 79

💻 9004196 0001242 65T 🖿

DMA/Master Read Cycle: Table 4-8 shows the action taken by the 82C557 based on the L1 and L2 cache status for bus master reads from the system memory area. The L1 cache castout cycle will be completed in the burst order provided by the CPU and will be written to the L2 cache or the system memory based on the L2 cache status. The required bytes are then read back for the completion of the master read cycle. A read hit in the L1 cache will always invalidate the L1 cache line. Refer to Figures 4-21 and 4-22.

DMA/Master Write Cycle: Table 4-9 shows the action taken by the 82C557 based on the L1 and L2 cache status for bus master writes to the system memory area. A master write to the L2 cache will always be in the write-through mode. The L1 cache castout cycle will be completed in the CPU burst sequence and the data will be written to the L2 cache or to the system memory based on the L2 cache status. Data from the master is always written to the system DRAM memory and is written to the L2 cache only if it is a L2 cache hit. Refer to Figure 4-23.

Table 4-8 DMA/Master Read Cycle Summary

DMA/Master Read Cycle					
L1 Cache			Type of Cycle for L2 Cache	Type of Cycle for DRAM	
Hit	Hit	L2 Cache	Invalidate	Read the Bytes Requested	No Change
hitM	Hit	L1 Cache	Castout, invali- date	Write CPU Data, Read Back the Bytes Requested	No Change
Hit	Miss	DRAM	Invalidate	No Change	Read the Bytes Requested
hitM	Miss	L1 Cache	Castout, invali- date	No Change	Write CPU Data, Read Back the Bytes Requested
Miss	Hit	L2 Cache	No Change	Read the Bytes Requested	No Change
Miss	Miss	DRAM	No Change	No Change	Read

Note: hitM - L1 cache modified

Table 4-9 DMA/Master Write Cycle Summary


DMA/Master Read Cycle		Data Type of Cycle for				
L1 Cache	L2 Cache	Destination	Type of Cycle for L1 Cache	Type of Cycle for L2 Cache	Type of Cycle for DRAM	
Hit	Hit	DRAM, sec	Invalidate	Write Master Data	Write Master Data	
hitM	Hit	DRAM, sec	Castout, Invalidate	Write CPU Data, Write Master Data	Write Master Data	
Hit	Miss	DRAM	Invalidate	No Change	Write Master Data	
hitM	Miss	DRAM	Castout, Invalidate	No Change	Write CPU Data, Write Master Data	
Miss	Hit	DRAM, sec	No Change	Write Master Data	Write Master Data	
Miss	Miss	DRAM	No Change	No Change	Write Master Data	



Page 80 Revision: 1.0 912-3000-032

9004196 0001243 596

Figure 4-21 ISA DMA/Master Read (L1 cache with non-modified line)






912-3000-032

Revision: 1.0

Page

9004196 0001244 422

Figure 4-22 ISA DMA/Master Read (L1 cache with modified line)






Page 82

Revision: 1.0

912-3000-032

= 9004196 0001245 369 **=**

Figure 4-23 ISA DMA/Master Write (L1 cache with modified line)





912-3000-032

Revision: 1.0

Page 83

💶 9004196 0001246 2T5 🖿

4.3.5 Shadow ROM and BIOS Cacheability

When using the Viper-N Chipset, the procedures listed below should be followed for proper setup and configuration of shadow RAM utilities.

- Enable ROMCS# generation for the segment to be shadowed. Although the F0000h-FFFFFh segment defaults to ROMCS# generation, the C, D, and E0000h ROM segments must have ROMCS# generation enabled by setting the appropriate bits in PCIDV1 4Ah and 4Bh.
- Enable ROM contents to be copied into DRAM. To do this, the appropriate bits in SYSCFG 04h, 05h, and 06h should be set. These bits must be set so that reads from these segments will be executed out of ROM but will be written to DRAM.
- Enable shadow RAM areas to permit DRAM read/write accesses. At this point, the ROMCS# generation bits that were previously necessary to access the original ROM code, must be disabled.
- Write protect shadow RAM areas. To do this, the appropriate bits in SYSCFG 04h, 05h, and 06h should be set. These bits must be set so that reads from these segments will be executed out of DRAM, but writes will be directed to the ROM.
- Cache shadow RAM areas in L2/L1 caches (optional).
 Caching of the individual code segments can be accomplished by setting the appropriate bits in SYSCFG 06h.

Although write protection control for the L2 cache is provided, the L1 cache does not have a write protection mechanism and the ROM code may be overwritten or modified if stored in the L1 cache.

4.3.5.1 Cacheability and Write Protection

The Viper-N Chipset allows certain ROM areas to be cacheable. C0000h-C7FFFh, E0000h-EFFFFh, and F0000h-FFFFFh have separate cache-related controls. See Table 4-10.

Both system DRAM and shadow RAM are cacheable in both the primary (L1) and/or secondary (L2) cache. Of these two areas, only the shadow RAM areas (system BIOS, video BIOS and DRAM) have the capability of being write-protected (Non-shadowed BIOS ROM areas are implicitly write-protected). Since the possibility exists that write-protected shadow RAM can be cached, there also exists the possibility that this data might be modified inside the cache and subsequently executed. To prevent this from occurring, an explicit control mechanism must be used that prevents the unexpected from happening. There are three methods for controlling write protection in the Viper-N Chipset. (See Table 4-13 for a summary of these methods.)



Page 84

Revision: 1.0

912-3000-032

- 9004196 0001247 131 **-**

Table 4-10	Cacheability	Area	Control	Bits
------------	--------------	------	---------	-------------

1 able 4-10	Cacheability	Area Control	Bits				
7	6	5	4	3	2	1	0
PCIDV1 4Ah			ROM Chip S	elect Register			Default = 00h
ROMCS# for segment F8000h-FFFFFFh: 0 = Enable PCIDV1 4Bh ROMCS# for segment FFFFFFh: 0 = Enable 1 = Disable 1 = Disable	ROMCS# for segment F7000h-F7FFFh: 0 = Enable 1 = Disable ROMCS# for segment FFFF0000h-FFFFFFFh: 0 = Enable 1 = Disable	ROMCS# for segment E8000h-EFFFFh; 0 = Disable 1 = Enable ROMCS# for segment FFFE8000h-FFFEFFFh; 0 = Disable	ROMCS# for segment E0000h-E7FFFh 0 = Disable 1 = Enable ROMCS# for segment FFFE0000h-FFFE7FFh: 0 = Disable	ROMCS# for segment D8000h-DFFFFh: 0 = Disable 1 = Enable ROMCS# for segment FFFD8000h-FFFDFFFh: 0 = Disable	ROMCS# for segment D0000h-D7FFFh: 0 = Disable 1 = Enable ROMCS# for segment FFFD0000h-FFFFD7FFFh: 0 = Disable	ROMCS# for segment C8000h-CFFFFh: 0 = Disable 1 = Enable ROMCS# for segment FFFC8000h-FFFCFFFh: 0 = Disable	ROMCS# for segment C0000h-C7FFFh: 0 = Disable 1 = Enable Default = 00t ROMCS# for segment FFFC0000h-FFFC7FFFh: 0 = Disable
Disable	1 - Disable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable
SYSCFG 04h			Shadow RAM C	ontrol Register	1		Default = 00h
Read/write control for segment CC000h-CFFFh: 00 = Read/write PCI bus 10 = Read from PCI/ write to DRAM 11 = Read from DRAM/ write to DRAM 01 = Read from DRAM/ write to PCI		C8000h- Refer to SYSC	trol for segment CBFFFh: :FG 04h[7:6] for code	Sync SRAM pipe 1-1-1-1 control: 0 = Pipeline according to SYSCFG 10h[5] 1 = Pipeline subsequent read bursts at 1-1-1-1(1)	E0000h- EFFFFh cache- ability control: 0 = Always non- cacheable 1 = Will be treated like F000 BIOS area ⁽²⁾	C0000h Refer to SYSC	trol for segment -C7FFFh :FG 04h[7:6] for code
sync SRAMs (2) Note that in	s only). this case, SYSCF	G 06h[3:2] and 06	h[1:0] must be set	to the same valu	Property Complete		
SYSCFG 05h		D. 11 3	· · · · · · · · · · · · · · · · · · ·	Control Register			Default = 00l
DC000h	trol for segment -DFFFFh: :FG 04h[7:6] for	D8000h-	trol for segment DBFFFh: :FG 04h[7:6] for	D4000h	ntrol for segment -D7FFFh: CFG 04h[7:6] for	D0000h-	trol for segment D3FFFh: :FG 04h[7:6] for

313CFG USN	5 USIN SNAGOW RAM CONTROL REGISTER 2				Default = 00n	
	trol for segment DFFFFh:		trol for segment DBFFFh:	Read/write control for segment D4000h-D7FFFh:	Read/write control for segment D0000h-D3FFFh:	
Refer to SYSCFG 04h[7:6] for decode			Refer to SYSCFG 04h[7:6] for decode Refer to SYSCFG 04h[7:6] for decode		Refer to SYSCFG 04h[7:6] for decode	
SYSCFG 06h			Shadow RAM C	ontrol Register 3	Default = 00h	
DRAM hole in system mem-	CPU write- through mode	Cacheability for segment	Cacheability for segment	Read/write control segment F0000h-FFFFFh:	Read/write control segment E0000h-EFFFFh:	
ory from 80000h-	wait for cycle access finish to	C0000h- C7FFh:	F0000h- Refer to SYSCFG 04h[7:6] for decode	1	Refer to SYSCFG 04h[7:6] for decode	Refer to SYSCFG 04h[7:6] for decode
9FFFFh:	do snooping(1).	0 = No	0 = No			
0 = No hole 1 = Enable hole	0 = Don't wait 1 = Wait	1 = Yes in L1 and L2 ⁽²⁾	1 = Yes in L1 and L2 ⁽²⁾			

(2) L1 cacheability disabled by SYSCFG 08h[0].

912-3000-032 Revision: 1.0 Page 85

- 9004196 0001248 078 **-**

METHOD 1: In this method, the write protected areas are not cached in the L1 or the L2 cache. This is implemented by driving KEN# high for the first word with BRDY#, which will cause the CPU to not cache the data in its L1 cache and not do burst cycles. Data in the L2 cache is also not updated, so

all reads and writes to this area will go directly to or from the system memory or to/from system BIOS/video BIOS (if they are not shadowed). Table 4-11 shows the associated shadow control register bits.

Table 4-11 Shadow Control Register Bits

7	6	5	4	3	2	1	0
SYSCFG 04h		Default = 00h					
CC000I 00 = Read. 10 = Read. write 11 = Read. write 01 = Read.	ntrol for segment n-CFFFFh: write PCI bus ad from PCI/ to DRAM I from DRAM/ to DRAM I from DRAM/ a to PCI	C8000h Refer to SYS	ntrol for segment n-CBFFFh: CFG 04h[7:6] for code	Sync SRAM pipe 1-1-1-1 control: 0 = Pipeline according to SYSCFG 10h[5] 1 = Pipeline subsequent read bursts at 1-1-1-1(1)	E0000h- EFFFFh cache- ability control: 0 = Always non- cacheable 1 = Will be treated like F000 BIOS area ⁽²⁾	C0000 Refer to SYS	ontrol for segment th-C7FFFh CFG 04h[7:6] for ecode

- (1) If read burst is set to X-1-1-1, setting this bit will enable the following read burst at 1-1-1-1, for X-1-1-1-1-1 operation (for standard sync SRAMs only).
- (2) Note that in this case, SYSCFG 06h[3:2] and 06h[1:0] must be set to the same values.

SYSCFG 05h			Shadow RAM C	ontrol Register	2		Default = 00h		
	trol for segment DFFFFh:	Read/write con D8000h-	trol for segment DBFFFh:	The second secon		Control of American Control of the C			
	FG 04h[7:6] for ode	Refer to SYSC dec	FG 04h[7:6] for ode		FG 04h[7:6] for ode		FG 04h[7:6] for code		
					miem koji primareja, njesom storino o inekole. Događaji i ini ini ini ini ini ini ini ini ini	er entrolling de er een grot te dome de grot troppistory Grot ook gegen de ookste gebruik troppistory de skripten de grot troppistory. Grot ookste gegen de grot de g	agnishs metan kini ilin ngasanas; Kabupit ya dipitika ilin na i		
SYSCFG 06h			Shadow RAM C	ontrol Register :	3		Default = 00h		
DRAM hole in system mem- ory from 80000h- 9FFFh: 0 = No hole 1 = Enable hole	CPU write- through mode wait for cycle access finish to do snooping ⁽¹⁾ . 0 = Don't wait 1 = Wait	segment segment F0000I C0000h- F0000h- Refer to SYS		mode cycle inish to ping ⁽¹⁾ . segment C0000h- FFFFFh: FFFFFh: PFFFFh: Decode FFFFFh: FFFFFh: Decode Refer to SYSCFG 04h[7:6] for decode Refer to SYSCFG 04h[7:6] for decode o't wait 1 = Yes in L1 1 = Yes in L1 1 = Yes in L1		Refer to SYSCFG 04h[7:6] for		Read/write control segment E0000h-EFFFFh; Refer to SYSCFG 04h[7:6] for decode	
` ′	ecessary if CPU is			(2) L1 cacheabi	ity disabled by SY	SCFG 08h[0].			
SYSCFG 0Eh			PCI Contro	ol Register 1	Maria de la composició de La composició de la comp		Default = 00h		
PCI master read wait state control for cache: 00 = X-4-4-4 01 = X-3-3-3 10 = X-2-2-2 11 = Rsrvd		control fo 00 = X 01 = X 10 = X	rrite wait state or cache: (-4-4-4 (-3-3-3 (-2-2-2 Rsrvd	Parity check during master cycles: 0 = Enable 1 = Disable	HACALE control(1): 0 = HACALE high during HITM# before CPU ADS# 1 = HACALE	BIOS write protection for L1: 0 = Disable 1 = Enable	PCI master line comparator: 0 = Use line comparator in PCI master cycle 1 = Generate		
					low and CA4 always enabled during HITM cycle, to save external F126		inquire cycle for every new FRAME#		



Page 86 Revision: 1.0

912-3000-032

= 9004196 0001249 TO4 **=**

METHOD 2: In this method, the write protected areas can be cached in the L2 cache but not in the L1 cache. This is implemented by driving KEN# high for the first word with BRDY#, which will cause the CPU to not cache the data in the L1 cache or do a burst cycle. This data can then be stored in the L2 cache, but only subsequent read requests by the CPU are serviced (discarding all writes), thus effectively write-protecting the data in the L2 cache. Read miss cycles are serviced by first performing a linefill burst from the DRAM into the L2 cache and then performing a normal non-cacheable (and non-burst) cycle to the CPU. In this method, writes to the system memory and to the L2 cache are write protected.

METHOD 3: This method is implemented by driving EADS#/WT# high during the read cycle. Data read from write protected areas are stored in both the L1 and L2 caches. Accesses from the CPU that are L2 cache read hits are serviced in burst mode and L2 cache read miss cycles are serviced by first performing a linefill burst read to the L2 cache from the write protected area and then performing a normal burst cycle to the CPU. Write cycles from the CPU to these areas are write-through and are discarded by the 82C557's cache controller. However, L1 cache writes occur internally to the CPU in this mode and are therefore not write protected. Table 4-12 shows the register bit associated with this function.

Table 4-12 SYSCFG 08h[0]

7	6	5	4	3	2	1	0
SYSCFG 08h			CPU Cache C	ontrol Register 1			Default = 00h
L2 cache bank select: 0 = Double bank (inter- leaved) ⁽¹⁾ 1 = Single bank (non-inter- leaved)	Line compara- tor for bus masters: ⁽²⁾ 0 = Disable 1 = Enable	CPU HITM# pin sample timing: 0 = Delay 1 more clock 1 = No delay	DRAM parity check: 0 = Disable 1 = Enable	Combined Tag/ Dirty control: 0 = Tag and Dirty on different chips 1 = Tag and Dirty are on the same chip	CPU address pipelining: ⁽³⁾ 0 = Disable 1 = Enable	L1 cache write- back/write- through mode setting: 0 = Write- through only 1 = Write-back enabled	BIOS area cacheability in L1 cache: 0 = Cacheable 1 = Non-cache- able

- (1) Interleaved on A3 for async SRAMs, interleaved on A17 for sync SRAMs. Note that for 2-1-1-1 sync SRAM operation, dual non-interleaved banks are not supported. Only single bank is supported.
- (2) For a master request if the subsequent read/write is within the same cache line, CPU 'Inquire' cycles are not done until there is a cache line miss.
- (3) Turn on for standard sync SRAMs in 3-1-1-1 R/W or for async SRAMs. This bit must be off for standard sync SRAMs in 2-1-1-1 R/W. Also refer to SYSCFG 11h[4]. At any time, either SYSCFG 08h[2] or 11h[4] can be active, but not both at the same time.

Table 4-13 Cacheability Methods

	System	DRAM	Systen	n BIOS	Video	BIOS		nabled w RAM	Write Pi Shado	
Method	Read	Write	Read	Write	Read	Write	Read	Write	Read	Write
1	L1,L2	L1,L2	Single	None	Single	None	L1,L2	L1,L2	Single	None
2	L1,L2	L1,L2	L2	None	L2	None	L1,L2	L1,L2	L2	None
3	L1,L2	L1,L2	L1,L2	L1	L1,L2	L1	L1,L2	L1,L2	L1,L2	L1

Note: L1 = accessible to primary cache, L2 = accessible to secondary cache, none = no cycle performed (or discard). int = internal cycle to CPU, WT = write-through cycle, single = single word (non-burst) cycle, burst = burst cycle

OPTi

Revision: 1.0

Page 8

912-3000-032

9004196 0001250 726 📟

4.3.6 Synchronous SRAM Support

The Viper-N Chipset supports almost all the varieties of synchronous SRAMs available. As shown in Table 4-14, 3-1-1-1 read/write cycles are supported at 66MHz. Table 4-15 shows which signals change functionality to support a synchronous SRAM implementation. shows the register bits associated with SRAM support.

In addition to the standard synchronous SRAMs, the Viper Notebook Chipset supports pipelined synchronous SRAMs as well as the Intel standard BSRAM.

Tables 4-18 through 4-22 give additional details regarding SRAM usage in a Viper-N Chipset implementation.

4.3.6.1 Pipelined Synchronous SRAM support

Pipelined synchronous SRAMs are cheaper than their counterpart BiCMOS synchronous SRAMs (standard synchronous SRAMs). The timing requirement of the ADV# pin assertion is different for these SRAMs, and this is enabled by setting SYSCFG 17h[1] = 1 (i.e., enabling pipelined synchronous SRAM).

In a two bank synchronous SRAM implementation, there could be data contention when switching between banks. To avoid this, Intel has proposed a BSRAM standard. This standard requires the insertion of one "idle" cycle when switching between banks. The BSRAMs that support a one clock disable and a two clock enable timing, meet this standard. The Viper Notebook Chipset supports this standard. To enable this feature, SYSCFG 17h[5] should be set to 1.

Table 4-14 SRAM Requirements

Speed	Asynchro	onous SRAMs	Synchro	nous SRAMs
	Cycles	Operation	Cycles	Operation
50MHz	3-2-2-2	Burst Read/Write	2-1-1-1	Burst Read/Write
60MHz	3-2-2-2	Burst Read/Write	3-1-1-1	Burst Read/Write
66.6MHz	3-2-2-2	Burst Read/Write	3-1-1-1	Burst Read/Write

Table 4-15 Signal Functionality for Synchronous SRAM Implementation

Asynchronous SRAM	Synchronous SRAM
CACS[7:0]#	CAWE[7:0]#
ECAWE#	CACS0O# (Cache chip select 0)
OCAWE#	CACS1O# (Cache chip select 1)
ECA4	ADSC#
OCA4/ECA3	ADV#
ECDOE#	ECDOE#
OCDOE#	OCDOE#



Page 88

Revision: 1.0

912-3000-032

9004196 0001251 662 🖿

Table 4-16	Register Bits Associated with SRAM Support
------------	--

7	6	5	4	3	2	1	0	
SYSCFG 02h			L2 Cache Contr	trol Register 1 Defa				
Cache size If SYSCFG OFh[0] = 0 00 = 64KB 01 = 128KB 10 = 256KB 11 = 512KB	e selection: If SYSCFG 0Fh[0] = 1 00 = 1MB 01 = 2MB 10 = Rsrvd 11 = Rsrvd	00 = L2 cache 01 = Adaptive W 10 = Adaptive W 11 = L2 cac	rite policy: e write-through /rite-back Mode 1 /rite-back Mode 2 he write-back	00 = Disab 01 = Test 10 = Test	ode select: ble L2 cache t Mode 1 ⁽¹⁾ t Mode 2 ⁽²⁾ ble L2 cache	DRAM post write: 0 = Disable 1 = Enable	CAS precharge in CLKs: 0 = 2 CLKs 1 = 1 CLK	

- (1) Test Mode 1; External tag write (tag data write-through SYSCFG 07h)
- (2) Test Mode 2; External tag read (tag data read from SYSCFG 07h)

SYSCFG 03h	L2 Cache Cor	L2 Cache Control Register 2				
Cache write burst mode CLKs:	Cache write leadoff cycle CLKs:(1)	Cache read burst mode CLKs:	Cache read leadoff cycle CLKs:(1)			
00 = X-4-4-4 01 = X-3-3-3 10 = X-2-2-2 11 = X-1-1-1	CPU Pipelining CPU Pipelining Off On 00 = 5-X-X-X 00 = 4-X-X-X 01 = 4-X-X-X 01 = 3-X-X-X 10 = 3-X-X-X 10 = 3-X-X-X 11 = 2-X-X-X (or 2-X-X-X if	00 = X-4-4-4 01 = X-3-3-3 10 = X-2-2-2 11 = X-1-1-1	00 = 5-X-X-X 01 = 4-X-X-X 10 = 3-X-X-X 11 = 2-X-X-X			
	10h[4] = 1) 11 = 2-X-X-X					

(1) Cache read or write leadoff of two cycles is allowed only for standard sync SRAMs at 50MHz or below.

SYSCFG 04h	Shadow RAM 0	Default = 00h		
Read/write control for segment CC000h-CFFFFh: 00 = Read/write PCI bus 10 = Read from PCI/ write to DRAM 11 = Read from DRAM/ write to DRAM 01 = Read from DRAM/ write to PCI	Read/write control for segment C8000h-CBFFFh: Refer to SYSCFG 04h[7:6] for decode	Sync SRAM pipe 1-1-1-1 control: 0 = Pipeline according to SYSCFG 10h[5] 1 = Pipeline subsequent read bursts at 1-1-1-1(1)	E0000h- EFFFFh cache- ability control: 0 = Always non- cacheable 1 = Will be treated like F000 BIOS area ⁽²⁾	Read/write control for segment C0000h-C7FFFh Refer to SYSCFG 04h[7:6] for decode

SYSCFG 0Fh		L2 Cache Control Register 3					
PCI master cycle pre- snooping: 0 = Disabled 1 = Enabled ⁽¹⁾	Insert wait states for ISA master access: 0 = No 1 = Yes	Add 1 more WS for sync SRAM even bank access: 0 = No 1 = Yes	Resynchronize PCf master accesses to system DRAM: 0 = No 1 = Yes(2)	Reserved	Generate ADSC# for sync SRAM 1 clock after CPU ADS# in read cycle:(3) 0 = Yes 1 = No	Reserved	Cache size selection: 0 = Less than 1MB 1 = 1MB or greater (Refer to SYSCFG 02h[7:6])

- (1) The 82C557 generates a pre-snoop cycle to the CPU assuming that the PCI master will do a burst.
- (2) If set to 1, in sync SRAM mode, PCI master access to system memory will force the master to wait for the current cycle to finish and the CPU-PCI clock to become sync. This is a conservative mode.
- (3) Must be set for pipeline sync cache or for standard sync cache when running in 2-1-1-1 RW mode.

OPTi

912-3000-032 Revision: 1.0 Page 8

🖚 9004196 0001252 ST9 🚥

Table 4-16 Register Bits Associated with SRAM Support (cont.)

7	6	5	4	3	2	1	0		
SYSCFG 11h Miscellaneous Control Register 1									
Res	erved	SRAM activity during Idle state: 0 = Active 1 = Inactive (If inactive, cache CS# is turned off during non-cache cycles).	NA# generation mode: 0 = Generate NA# as soon as possible 1 = New NA# mode for sync SRAM ⁽¹⁾	L2 cache SRAM type: 0 = Async SRAM 1 = Sync SRAM	Page miss posted write: 0 = Enable 1 = Disable	ISA/DMA IOCHRDY control: 0 = No IOCHRDY during line hit 1 = Drive IOCHRDY low until cycle is finished	0 = Delay internal master cycles by one LCLK after inquire cycle: 0 = No 1 = Yes		

*This bit has to be set if ADSP# of sync SRAM is connected to the CPU ADS#. NA# is generated one clock before the last BRDY# to the CPU. Set this bit if CPU pipelining is desired when using either pipelined sync SRAMs or standard sync SRAMs in 2-1-1-1 RW mode. At any time either 11h[4] or 08h[2] can be set, however they can not be active at the same time.

SYSCFG 17h			Miscellaneous (Control Register	2		Default = 00h
Generate NA# for PCI slave access in sync LCLK mode: 0 = No 1 = Yes	NA# generation for PCI slave access: 0 = Do not generate NA# 1 = Generate NA# for async	Sync two bank select: 0 = Rsrvd 1 = Set this bit to 1 when two banks of sync SRAM are	BRDY# control for PCI cycles: 0 = Normal BRDY# 1 = Fast BRDY#	Fast FRAME# generation for PCI cycles: 0 = Disable 1 = Enable	Pipelining during byte merge: 0 = Disabled 1 = Enabled	Sync SRAM type: 0 = Standard 1 = Pipelined	Burst type: 0 = Intel burst protocol 1 = Linear burst protocol



Page 90 Revision: 1.0

912-3000-032

9004196 0001253 435

4.3.6.2 SONY SONIC-2WP (Cache Module) Support

The Sony SONIC-2WP is a single chip, write-back cache subsystem that integrates 256Kbytes of cache memory, tag RAM and all other associated control logic. The integrated 256Kbyte cache is direct-mapped and it supports 3-1-1-1 burst cycles, and operates at 3.3V. If this chip is used, SYSCFG 00h[5] should be set to 1. This causes a few changes in the signal functions of the 82C557. The TAG1 and the TAG2 signals are connected to the START# signal from the Sony cache module. This signal is asserted by the Sony cache module when a CPU cycle translates to a read

miss, write miss, or a write-through cycle. The assertion of this signal by the cache module causes the 82C557 to take control of the KEN# and BRDY# signals which it shares with the cache module. The TAG3 signal is connected to the BOFF# signal from the Sony cache module. The remainder of the TAG lines should be unconnected. All the other cache control signals of the 82C557 are not required and should be no connects. The ADS# input of the 82C557 should be connected to the SADS# output from the cache module. One note of caution, CPU pipelining must be disabled if using this cache module.

Table 4-17 Cache Module Register Support

7	6	5	4	3	2	1	0
SYSCFG 00h lf 13h[7] = 1: Fu	I Memory Decod	e	DRAM Config	uration Register 1			Default = 00h
Single memory write (non- cache) cycle CPU, pipelined enable: 0 = Disable 1 = Enable	Video memory byte/word prefetch control: 0 = Off 1 = On	Sony SONIC- 2WP support: 0 = Sony SONIC-2WP module not installed 1 = Sony SONIC-2WP module installed	Byte merge control: 0 = Disable 1 = Enable	NA# generation during byte merge: (Used to kill CPU idle cycles during byte merge only.) 0 = Disable byte merge NA# 1 = Enable byte merge NA#	counter: (Acces bus if this tin expi 00 = 4 CF 01 = 8 CF 10 = 12 C		Hold request block control during video byte merge: 0 = Let CPU to be put on hold while byte merge in progress if hold request arrives 1 = Block hold request if byte merge in progress

If 13h[7] = 0: 82C546/82C547 Memory Configurations Compatibility - Refer Section 4.4.6 for details

OPTi

912-3000-032 Revision: 1.0 Page 9

9004196 0001254 371 🖿

4.3.7 SRAM Requirements

The data RAMs are quad-word interleaved for the two bank configuration, which requires 64-bit wide SRAM. This allows

systems based on the Viper-N Chipset to perform a full 3-2-2-2 burst for reads and writes. If a single bank of DRAM is to be used, the cache controller will increase the burst wait state.

Table 4-18 Data SRAM Asynchronous Configurations

	Data SRAMs						
Cache Size	Qty	Туре	Qty	Tag Address Field	Qty	Tag Dirty Bit Field	Cacheable Range
64K Bytes	8	8Kx8	1	8Kx8	1	8Kx1	16MB
128K Bytes	16	8Kx8	1	8Kx8	1	8Kx1	32MB
256K Bytes	8	32Kx8	1	8Kx8	1	8Kx1	64MB
512K Bytes	16	32Kx8	1	16Kx8	1	16Kx1	128MB
1M Bytes	8	128Kx8	1	32Kx8	1	32Kx1	128MB
2M Bytes	16	128Kx8	1	64Kx8	1	64Kx1	128MB

Table 4-19 Data SRAM (Asynchronous) and Tag SRAM Speed Requirements

Parameter	Description	33MHz	50MHz	60 M Hz	66MHz
Data Async. SRA	Ms				
tAA	Address Access Time	35ns	25ns	15ns	15ns
tOE	OE# Access Time	20ns	12ns	8ns	8ns
tWP	Write Pulse Width	30ns	25ns	14.5ns	14.5ns
Tag RAMs				<u> </u>	
tAA	Address Access Time	35ns	20ns	15ns	12ns

Table 4-20 Data SRAM (Synchronous) Configurations

Cache Size	Qty	Size
256K Bytes	4	32Kx18
512K Bytes	4	64Kx18

Table 4-21 Data SRAM (Synchronous) Speed Requirements

Parameter	Description	33MHz	50MHz	60MHz	66MHz
tCD/	Clock Access Time	18ns	12ns (2-1-1-1)/ 12ns (3-1-1-1)	9ns	9ns

Table 4-22 Tag SRAM Speed Requirements for Synchronous SRAMs

Parameter	Description	33MHz	50MHz	60MHz	66MHz
tAA	Address Access Time	25ns	10ns (2-1-1-1)/ 20ns (3-1-1-1)	15ns	12ns



Page 92

Revision: 1.0

912-3000-032

- 9004196 0001255 208 **-**

Table 4-23 SRAM Comparisons

Cycles	Async.	Sync.	Pipelined Sync.	Pipelined BSRAM	Sony Cache Module
Read hit	3-2-2-2	3-1-1-1	3-1-1-1	3-1-1-1	3-1-1-1
CPU piped RH	2-2-2-2	1-1-1-1	1-1-1-1	1-1-1-1	3-1-1-1*
2 BKs piped RH	2-2-2-2	1-1-1-1**	2-1-1-1**	2-1-1-1	3-1-1-1*
Write hit	3-2-2-2	3-1-1-1	3-1-1-1	3-1-1-1	3-1-1-1
Write-back	N	N	N+4	N+4	N+BOFF
PCI read	x-2-2-2	x-2-2-2	x-3-3-3	x-3-3-3	x-2-2-2***
PCI write	x-2-2-2	x-2-2-2	x-2-2-2	x-2-2-2	x-2-2-2***
Cost	Lowest	High	Low	Low	High

^{*} No CPU pipelined for Sony Cache Module.

4.3.8 Skew Control

Timing requirements are very strict for the best L2 cache performance. The Viper-N Chipset provides clock skew adjustment bits to achieve this performance. By default, synchronous cache interface signals are driven synchronous to the CLK input. If need be, they can be driven synchronous to the ECLK input by setting SYSCFG 0Dh[7] = 1.

Table 4-24 Skew Control Bits

7	6	5	4	3	2	1	0
SYSCFG 0Dh			Skew Adj	ust Register			Default = 00h
Sync SRAM clock source: 0 = CPUCLK 1 = ECLK	ECLK-CLK excessive skew indication (RO): 0 = Skew normal 1 = Skew too large	Automatically set 0Dh[4] = 1 if 0Dh[6] indi- cates exces- sive skew: 0 = No 1 = Yes	ADS# sampling clock for sync SRAM control signal generation: 0 = CPUCLK 1 = ECLK ⁽¹⁾	Enable A0000h- BFFFFh as system memory: 0 = No 1 = Yes	Add one more wait state during PCI master cycle with Inteltype address toggling: 0 = No 1 = Yes	Give the 82C557 control of the PCI bus on STOP# gen- eration after HITM# is active: 0 = No 1 = Yes ⁽²⁾	CPU clock is expected to be slowed down to below 33MHz: 0 = No 1 = Yes

⁽¹⁾ ECLK is used for sampling ADS# only if the ECLK-CLK skew is too large. Either set by BIOS after reading 0Dh[6], or automatically set by the 82C557 if 0Dh[5] = 1.



912-3000-032

Revision: 1.0

Page 93

- 9004196 0001256 144 **-**

^{**} Data bus conflict for sync. SRAM, minimum data bus conflict for pipelined SRAM with 82C557 OE# control.

^{***} L2 needs "castout" dirty line before master access.

⁽²⁾ The 82C557 has control over the PCI bus until the write-back is completed during PCI snoop cycles.

4.4 DRAM Controller

The Viper Notebook Chipset DRAM controller uses a 64-bit wide DRAM data bus interface. It also uses the page mode technique for faster data access from the DRAMs.

Page mode is always used in the Viper Notebook Chipset for CPU accesses, both for bursts and between bursts. Page mode is performed by keeping RAS active while reading or writing multiple words within a DRAM page by changing only the column address and toggling CAS with the new column address. The DRAM page size is fixed at 4KB.

Hidden refresh is used to increase the CPU bandwidth by not having to put the CPU on hold every 15µs to refresh the DRAM. The DRAM can be refreshed in the background while the CPU is accessing the internal cache.

Asymmetric as well as symmetric DRAM sizes are supported and there are no restriction on which banks need to be populated as long as each logical bank has a 64-bit data path (Asymmetric support is limited to DRAMs which have their number of row address bits = number of column address bits + 1).

4.4.1 DRAM Configuration

The Viper N DRAM controller provides two means of configuring the size and arrangement of each DRAM bank:

- Flexible full decode mode, selected when SYSCFG 13h[7]
 = 1
- Lookup table mode, selected when SYSCFG 13h[7] = 0.

The lookup table mode must not be used on new designs. It is present only for compatibility with previous OPTi chipsets, and may not be provided in future chipset revisions.

In the following sections, only the full decode mode is described. Refer to the OPTi 82C546/547 Data Book for additional information on the lookup table mode.

4.4.2 Programming the DRAM Parameters

There are various parameters that can be obtained in the DRAM state machine - number of banks, DRAM configurations, timing parameters and drive strengths.

4.4.2.1 Number of DRAM banks

The Viper Notebook Chipset supports up to six banks of DRAM. The default condition is four banks of DRAM supporting up to 512Mbytes of system memory. MA11 is multiplexed with RAS4# and DIRYTWE# is multiplexed with RAS5#.

If DIRYTWE# is used as RAS5#, the following issues arise.

- If a separate tag/dirty RAM implementation is used, then the L2 cache write-back functionality is lost.
- If a combined tag/dirty RAM implementation is used, then the L2 cache can still be used in the write-back mode.
- If RAS5# is used and MA11 is not used as RAS4#, then
 the maximum amount of memory supported is 512Mbytes,
 with not more than 3 banks populated with 128Mbytes.

If both RAS4# and RAS5# are being used (i.e six banks of DRAM), then the maximum amount of memory supported is 192Mbytes.

If MA11 is used as RAS4#, then the maximum memory size supported decreases to 192Mbytes.

RAS4# and RAS5# are selected through SYSCFG 19h[7] (RAS5#), and 19h[3] (RAS4#).

Table 4-25 Full Memory Decode Mode and RAS Selection Bits

7	6	5	4	3	2	1	0
SYSCFG 13h			Memory S	izing Register 1			Default = 00h
Memory decode select: 0 = Table lookup (com- patible to 82C547)		6x2 101 6x2 110	` ,	SMRAM: 0 = Disable 1 = Enable (depending on SYSCFG 14h[3])		66x2 101 66x2 110	` '
1 = Full decode		e populition godin proportion to decid					
SYSCFG 19h			Memory S	izing Register 3			Default = 00h
RAS5# selec- tion (on pin 196):		e for logical Bank 3 13h[7] = 1 and	19h[7] = 1:	RAS4# selection (on pin 76): 0 = Generate		e for logical Bank G 13h[7] = 1 and	` ' 1
0 = Generate DIRTYWE# on pin 196 1 = Generate RAS5# on pin 196	000 = Disable 001 = 256Kx3 010 = 512Kx3 011 = 1Mx36x	6x2 101 6x2 110	= 2Mx36x2 = 4Mx36x2 = 8Mx36x2 = 16Mx36x2	MA11 on pin 76 1 = Generate RAS4# on pin 7	000 = Disable 001 = 256Kx3 010 = 512Kx3 011 = 1Mx36	6x2 101 6x2 110	= 2mx36x2 = 4Mx36x2 = 8Mx36x2 = 16Mx3x2



Page 94 Revision: 1.0

912-3000-032

= 9004196 0001257 080 **=**

4.4.2.2 DRAM Size and Type

The DRAM configuration is selected through groups of three bits in SYSCFG 13h, 14h, and 19h, There is no required ordering for these selections: Any desired bank can be occupied or not. For example, if in the course of testing system DRAM the BIOS POST code should find bank 3 (RAS3#) defective, it should simply set that bank to "disabled." The DRAM controller will automatically map around it and provide a contiguous memory map to the system.

Table 4-26	DRAM Config	guration Rela	ated Register	Bits			
7	6	5	4	3	2	1	0
SYSCFG 13h			Memory Si	zing Register 1	- **		Default = 00h
Memory decode select: 0 = Table lookup (com- patible to 82C547) 1 = Full decode	1	6x2 10 6x2 11		SMRAM: 0 = Disable 1 = Enable (depending on SYSCFG 14h[3])	and the second of the second o	6x2 10 6x2 11	a company of the former of the contract of the
SYSCFG 14h)			Memory Si	zing Register 2	150 × 150		Default = 00h
Reserved: Write 0.		6x2 10 6x2 11	k 3 (RAS3#)	If SMIACT# is inactive: 0 = Disable SMRAM 1 = Enable SMRAM If SMIACT# is active and SYSCFG 13h[3] =1: 0 = Enable SMRAM for Code and Data 1 = Enable SMRAM for Code only		6x2 10 6x2 11	k 2 (RAS2#)
SYSCFG 19h			Namas S	Single Pariston 2			Default = 00h
RAS5# selec-	Full decod	e for logical Banl		zing Register 3 RAS4# selec-	Eull decod	e for logical Ban	
tion (on pin 196): 0 = Generate DIRTYWE# on pin 196 1 = Generate RAS5# on pin 196	l	3 13h[7] = 1 and 10 6x2 10 6x2 11		tion (on pin 76): 0 = Generate MA11 on pin 76 1 = Generate RAS4# on pin 7		3 13h[7] = 1 and 10 6x2 10 6x2 11	



912-3000-032

Revision: 1.0

Page 95

9004196 0001258 T17

4.4.2.3 DRAM Address Muxing

Table 4-27 shows the DRAM address (MA) muxing. Note that the column address is the same for all configurations since this is the speed path. A3 and A4 must go through an internal burst counter, for the generation of the MA address to the DRAMs. The table shows MA line to address bit mapping for each DRAM size configuration.

4.4.2.4 Timing Parameters

The timing constraints to achieve optimum performance at 66MHz are met without making the system design overly critical. Timing variations that are required for different system speeds are handled by a selection of timing modes that vary the wait states used. Table 4-28 summarizes these timing modes.

Table 4-27 DRAM Row/Column MA to Address Bit Map

	256	SKB	512	2KB	11	MB	21	ИB	41	ИB	81	MB	16	MB
Addr.	Col	Row	Col	Row	Col	Row								
MA0	A3	A12	A3	A12	A3	A12	A 3	A12	A3	A12	A3	A12	A3	A12
MA1	A4	A13	A4	A13	A4	A13								
MA2	A5	A14	A5	A14	A5	A14	A 5	A14	A 5	A14	A5	A14	A5	A14
МАЗ	A 6	A15	A6	A15	A6	A15	A6	A15						
MA4	A7	A16	A7	A16	A7	A16	A 7	A16	A7	A16	A7	A16	A7	A16
MA5	A8	A17	A8	A17	A8	A17								
MA6	A9	A18	A 9	A18	A9	A18	A9	A18	A9	A18	A9	A18	A9	A18
MA7	A10	A19	A10	A19	A10	A19								
MA8	A11	A20	A11	A20	A11	A20								
MA9	-	-	-	A21	A22	A21	A22	A21	A22	A21	A22	A21	A22	A21
MA10	-	-	-	-	-	-	-	A23	A24	A23	A24	A23	A24	A23
MA11	-		-	-	-	-	-	-	-	-	-	A25	A26	A25

Table 4-28 DRAM Programmable Control

DRAM Timing Being Controlled	Variation in CLK
RAS address hold time	1 to 2
CAS pulse width for reads	2 to 3
CAS pulse width for writes	2 to 3
Address setup time to CAS for write page hit	1 to 2
CAS precharge time	1 to 2
RAS precharge time	3 to 6
RAS pulse width for refresh	4 to 7



Page 96 Revision: 1.0

9004196 0001259 953

4.4.2.5 Drive Strengths

Programmable current drive for the MA[11:0], RAS[5:0]# and the DWE# lines is provided. If SYSCFG 18h[4] = 0, then the current drive on these lines is 4mA. In this case, two F244 buffers will be required to drive each pair of DRAM banks. If SYSCFG 18h[4] = 1, then the current drive on these lines is increased to 16mA and it should be possible to drive the first pair of DRAM banks without any buffers.

4.4.3 DRAM Cycles

The fastest possible burst read is 8-3-3-3 which means the first quad-word is received in eight clocks and the next three quad-words are received after three clocks each. For a cache based system, it would mean the bursting to the cache and CPU for read miss cycles or write miss cycles. Table 4-31 summarizes the DRAM timing modes for read and write cycles respectively.

4.4.3.1 DRAM Read Cycle

The DRAM read cycle begins with the DRAM controller detecting a page hit or a page miss cycle at the end of the first T2. Based on the status of the current open page and the active RASx#, a page hit, a page miss with RAS inactive, or a page miss with RAS active cycle is executed.

Page Miss with RAS High Cycle: The row address is generated from the CPU address bus. Table 4-27 gives the row/column address mux map. After RASx# goes active, the row address is changed on the next clock edge (programmable to be two CLKs) to the column address. The CASx# will be active two CLKs after the column address is generated. (Refer to Figure 4-24.)

Page Miss with RASx# Low Cycle: RAS is first precharged for the programmed number of CLKs and then driven active, after which it will be the same as a page miss with RAS high cycle.

Page Hit Cycle: The 82C557 generates the column address from the CPU address bus and CASx# is driven active for two clocks. Data flow from the CPU data bus to the memory data bus and vice versa is controlled by the DBCOE#[1:0], MDOE#, and HDOE# signals from the 82C557 to the 82C556. Data from the DRAM is latched by the 82C556 on the rising edge of each DLE (for CPU reads from DRAM, the DLE signals are identical to the CAS signal). The latched data is valid on the CPU data bus until the next rising edge of CASx#. During this time, the next read is started, CASx# signals are precharged for one or two clocks (programmable), and the next data from the DRAM is accessed and latched. The 82C556 latches the data from the DRAM and holds the data for the CPU while the DRAM controller begins the read for the next word in the burst cycle. The burst read from the DRAM is in effect pipelined into the CPU data bus by the Viper Notebook Chipset. This scheme reduces the constraints on the board layout so that routing for the CPU data bus, MD data bus, and CASx# signal lines are less critical and performance can be maintained.

Page Hit Cycle (Extended): Wait states can be added if slower DRAMs are used. In this mode, data from the DRAM is latched by the 82C556 at the end of each CAS cycle similar to the default mode. The only difference between the two modes is that the CAS low time on reads is increased by one T-state. This eases up on the page mode cycle time and CAS access time parameters.

The DRAM read cycle uses a CAS signal that is active for multiples of T-state boundaries rather than half T-state boundaries. This allows additional address decode setup time and MA bus setup time at the start of the cycle, making the fastest burst cycle 8-3-3-3.

Table 4-29 Drive Strength Control Bit

7	6	5	4	3	2	1	0
SYSCFG 18h			Signal State (Control Register			Default = 00h
Rese	erved	CAS[X]# 3.3V/ 5.0V selection: 0 = 5.0V drive on CAS[X]# lines 1 = 3.3V drive on CAS[X]# lines	Drive strength on memory address lines, RAS lines, and write enable line: 0 = 4mA 1 = 16mA	CPU status during Suspend: 0 = Powered on 1 = Powered off	PCI bus tristate control during Suspend: 0 = PCI bus parked by 82C557 1 = Tristate ⁽¹⁾	Cache status during Suspend: 0 = Powered on 1 = Powered off	Global 82C557 leakage control: 0 = Disable 1 = Enable
(1) Tristate AD[3	31:0], FRAME#, IF	DY#, TRDY#, DE	VSEL#, STOP#, (C/BE#[3:0].		•	•

OPTi

912-3000-032

Revision: 1.0

Page 97

| 9004196 0001260 675 **||**|

4.4.3.2 DRAM Write Cycle

Posted write to the DRAM improves the write cycle timing relative to the CPU and allows the Viper Notebook Chipset to perform an independent write burst cycle to DRAM without holding the CPU. The Viper Notebook Chipset maintains a one quad-word deep data buffer for DRAM writes so that the CPU write cycle is completed without waiting for the external DRAM cycle. For a burst write cycle, the leadoff cycle time is reduced to four clocks even if the cycle is a non-page hit cycle. For a page hit cycle, the burst write can be completed in 4-3-3-3 with posted write enabled. The posted write buffer in the 82C556 is controlled by the DLE[1:0]# signals from the 82C557. Effectively, the rising edge of these signals will latch

the high 32-bit and the low 32-bit new data respectively, from the CPU bus to the posted write buffer.

Single level posted write cycles are employed to achieve a 4-3-3-3 burst at 66MHz. The data from the CPU is latched in the 82C556's write buffer until CAS goes active one T-state after the first T2 (on a page hit). This provides a fast write mechanism and two wait state writes are maintained for the leadoff cycle within a page (even at 66MHz). The CAS pulse width can be extended by one more T-state to ease the timing constraints on the CAS pulse width requirement for speeds above 66MHz.

Table 4-30 DRAM Operation Programming Bits

1 able 4-30	DRAM Opera	ition Program	iming bits					
7	6	5	4	3	2	1	0	
SYSCFG 01h			DRAM Cont	Control Register 1 Default				
Row address hold after RAS in CLKs: 0 = 2 CLKs 1 = 1 CLK	:0 = Normal page mode for master cycle 1 = RAS inac- tive while enter- ing master mode	in C 00 = 1 01 = 1 10 = 1	n used for refresh LKs: 7 CLKs 3 CLKs 5 CLKs 4 CLKs	Read CAS pulse width in CLKs: 0 = 3 CLKs 1 = 2 CLKs	Write CAS pulse width in CLKs: 0 = 3 CLKs 1 = 2 CLKs	00 = 01 = 10 =	arge in CLKs. 6 CLKs 5 CLKs 4 CLKs 3 CLKs	
SYSCFG 02h		er British (N. Cellus et et ebebe	L2 Cache Co	ntrol Register 1		1975 - 1986 (1980), 1980 (1980) 1980 - 1986 (1980)	Default = 00h	
If SYSCFG 0Fh[0] = 0 00 = 64KB 01 = 128KB 10 = 256KB 11 = 512KB (1) Test Mode 1 (2) Test Mode 2	External tag read	00 = L2 cache 01 = Adaptive W 10 = Adaptive W 11 = L2 cache e (tag data write-ti	rite policy: e write-through /rite-back Mode 1 /rite-back Mode 2 he write-back hrough SYSCFG 0 om SYSCFG 07h)	00 = Disab 01 = Test 10 = Test 11 = Enabl	ode select: le L2 cache Mode 1 ⁽¹⁾ Mode 2 ⁽²⁾ le L2 cache	DRAM post write: 0 = Disable 1 = Enable	CAS precharge in CLKs: 0 = 2 CLKs 1 = 1 CLK	
SYSCFG 0Ch		FMPBe DESTA 10 ME AND TVEST	DRAM Cont	rol Register 2			Default = 00h	
Reserved	Generate fast DRAM write BRDY# in three clocks (when write buffer enabled): 0 = No 1 = Yes	Generate HACALE one- half a clock cycle earlier: 0 = No 1 = Yes (may need to be set for CPU fre- quency greater than 50MHz)	Wider cache WE# pulse: The normal width is 1 CLK. This may be increased by 2.5-4.0ns by setting this bit. 0 = Disable 1 = Enable		starting address: - HA[28:27]	i	starting address: HA[28:27]	



Page 98 Revision: 1.0 912-3000-032

9004196 0001261 501

Table 4-31 DRAM Timing Mode Summary

CPU Speeds (MHz)	Can be Used w/o Cache?	Page Hit	Page Miss RAS High	Page Miss RAS Active	CPU Pipeline Reduces Leadoff Cycle by:	Burst Cycle	DRAM Speed (ns)
Read Cyc	:le						
33 to 66	yes	8 cycles	11 cycles	11+ precharge	5 clocks	3-3-3	70
80	yes	9 cycles	13 cycles	13+ precharge	5 clocks	5-5-5	70

CPU Speeds (MHz)	Can be Used w/o Cache?	Burst Page Hit	Page Miss Burst RAS High	Page Miss Burst RAS Active	CPU Pipeline Reduces Leadoff Cycle by:	DRAM Speed (ns)
Write Cycle						
33 to 66	yes	4-3-3-3	4-7-3-3	4-(7+pre)-3-3	1 clock	70
80	yes	6-5-5-5	6-9-5-5	6-(9+pre)-5-5	1 clock	70




912-3000-032

Revision: 1.0

Page 99

9004196 0001262 448

Figure 4-24 DRAM Read Page Miss with RAS Active Read Cycle



Note: For RAS inactive cycle, clocks 4 through 7 will not exist.




Page 100 Revision: 1.0

912-3000-032

384 ==

Figure 4-25 DRAM Page Miss with RAS Active Write Cycle



Note: For RAS inactive cycle, clocks 4 through 7 will not exist.



912-3000-032

Revision: 1.0

Page 101

= 9004196 0001264 210 **==**

4.4.3.3 DRAM Parity Generation/Detection Logic

During local DRAM write cycles, the 82C556 generates a parity bit for each byte written by the processor. Parity bits are stored in the local DRAM along with each data byte. During a DRAM read, the parity bit is checked for each data byte. If the logic detects incorrect parity, the 82C556 will assert the MPERR# signal to the 82C558N. If SYSCFG 08h[4] = 1 in the 82C557 (i.e parity has been enabled), then the 82C557 keeps the PEN# signal to the 82C558N asserted. When the 82C558N senses that MPERR# has been asserted by the 82C556 and if PEN# is also asserted, then it will assert a NMI interrupt to the CPU.

4.4.3.4 DRAM Refresh Logic

The 82C556 supports both normal and hidden refresh. Normal refresh refers to the classical refresh implementation which places the CPU on "hold" while a refresh cycle takes place to both the local DRAM and any ISA bus memory. This is the default condition at power-up. Hidden refresh is performed independently of the CPU and does not suffer from the performance restriction of losing processor bandwidth by forcing the CPU into its hold state.

Hidden refresh delivers higher system performance and is recommended over normal refresh. As long as the CPU does not try to access local memory or the ISA bus during a hidden refresh cycle, refresh will be transparent to the CPU. The CPU can continue to execute from its internal and secondary caches as well as execute internal instructions during hidden refresh without any loss in performance due to refresh arbitration. If a local memory or ISA bus access is required during a hidden refresh cycle, wait states will be added to the CPU cycle until the resource becomes available. Hidden refresh also separates refreshing of the ISA bus and local DRAM.

The DRAM controller arbitrates between CPU DRAM accesses and DRAM refresh cycles, while the ISA bus controller arbitrates between CPU accesses to the ISA bus, DMA and ISA refresh. The ISA bus controller (the 82C558N) asserts the RFSH# and MEMR# commands and outputs the refresh address during ISA bus refresh cycles.

The 82C557 implements refresh cycles to the local DRAM using CAS-before-RAS timing. The CAS-before-RAS refresh uses less power than RAS-only refresh which is important when dealing with large memory arrays. CAS-before-RAS refresh is used for both normal and hidden refresh to DRAM memory.

Table 4-32 DRAM Parity and Refresh Logic Associated Register Bits

7	6	5	4	3	2	1	0
SYSCFG 08h			CPU Cache Co	ontrol Register 1			Default = 00h
L2 cache bank select: 0 = Double bank (inter- leaved) ⁽¹⁾ 1 = Single bank (non-inter- leaved)	Line compara- tor for bus masters: ⁽²⁾ 0 = Disable 1 = Enable	CPU HITM# pin sample timing: 0 = Delay 1 more clock 1 = No delay	DRAM parity check: 0 = Disable 1 = Enable	Combined Tag/ Dirty control: 0 = Tag and Dirty on different chips 1 = Tag and Dirty are on the same chip	CPU address pipelining: ⁽³⁾ 0 = Disable 1 = Enable	L1 cache write- back/write- through mode setting: 0 = Write- through only 1 = Write-back enabled	BIOS area cacheability in L1 cache: 0 = Cacheable 1 = Non-cache- able

- (1) Interleaved on A3 for async SRAMs, interleaved on A17 for sync SRAMs. Note that for 2-1-1-1 sync SRAM operation, dual non-interleaved banks are not supported. Only single bank is supported.
- (2) For a master request if the subsequent read/write is within the same cache line, CPU 'Inquire' cycles are not done until there is a cache line miss
- (3) Turn on for standard sync SRAMs in 3-1-1-1 R/W or for async SRAMs. This bit must be off for standard sync SRAMs in 2-1-1-1 R/W. Also refer to SYSCFG 11h[4]. At any time, either SYSCFG 08h[2] or 11h[4] can be active, but not both at the same time.

SYSCFG 12h		Refresh Co	Default = 00h		
Reserved	Reserved	Suspend mode refresh control: 00 = Timing for refresh based on SYSCFG 12h[3:2](with refresh timing based on CLK input) 01 = Self-refresh timing (refresh pulse width equals REFRESH# low time) 10 = 100ns refresh pulse width triggered by REFRESH# 11 = Rsrvd	Slow refresh control: 00 = Refresh on every REFRESH# falling edge 01 = Refresh on one in two REFRESH# falling edges 10 = Refresh on one in four REFRESH# falling edges 11 = Refresh on every REFRESH# edge (both rising and falling)	Generate LA[23:17] from 08Fh (Refresh DMA Page Addr. Reg.) during refresh: 0 = Disable 1 = Enable	82C556 generates MP[7:4] for PCI master writes: 0 = No 1 = Yes



Page 102 Revision: 1.0

912-3000-032

9004196 0001265 15?

The periodic refresh request signal output, from the 82C558N that occurs every 15 μ s, originates from the counter/timer of the integrated 82C206. Requests for refresh cycles are generated by two sources: the counter/timer of the integrated 82C206 or 16-bit ISA masters that activate refresh when they have bus ownership. These ISA masters must supply refresh cycles because the refresh controller cannot preempt the bus master to perform the necessary refresh cycles. 16-bit ISA masters that hold the bus longer than 15 μ s must supply refresh cycles.


4.4.4 DRAM DMA/Master Cycles

For DMA and master cycles, the DRAM controller operates such that the MEMR# and MEMW# signals generate RASx#

synchronously. The generation of the DRAM column address is then synchronized with LCLK. The synchronization can be programmed to be 0.5 to 1.5 LCLKs and 1 to 2 LCLKs. The generation of CASx# is always one LCLK after the generation of the column address. The cycles can thus be completed without adding wait states. For cases when the CPU write-back cache is enabled, wait states need to be added to the DMA/master cycles. This is because the CPU can request a primary cache castout (always a burst write to the DRAMs) and only after the castout is completed can the requested data from the DRAM be fetched.

Note: ISA masters which ignore IOCHRDY may not work when CPU write-back is enabled.

Figure 4-26 ISA Master Synchronization





912-3000-032 Revision: 1.0

Page 103

4.4.5 DRAM Hole Control

The Viper-N Chipset allows system "holes" in DRAM, to which accesses can go to the PCI bus. DRAM holes can be

set through SYSCFG 09h[7:0], 0Ch[3:0], 0Ah[7:0], 0Bh[7:0], and 06h[7]. Table 4-33 shows these register bits.

Table 4-33 DRAM Hole Control Related Registers

7	6	5	4	3	2	1	0
SYSCFG 06h			Shadow RAM C	ontrol Register	3		Default = 00h
DRAM hole in system mem- ory from 80000h- 9FFFh: 0 = No hole 1 = Enable hole	CPU write- through mode wait for cycle access finish to do snooping ⁽¹⁾ . 0 = Don't wait 1 = Wait	Cacheability for segment C0000h-C7FFFh: 0 = No 1 = Yes in L1 and L2 ⁽²⁾	Cacheability for segment F0000h-FFFFFh: 0 = No 1 = Yes in L1 and L2 ⁽²⁾	F0000h- Refer to SYSC	ontrol segment -FFFFFh: :FG 04h[7:6] for :xxde	E0000 Refer to SYS	control segment h-EFFFFh: CFG 04h[7:6] for ecode

⁽¹⁾ This is not necessary if CPU is in full speed.

⁽²⁾ L1 cacheability disabled by SYSCFG 08h[0].

		· · · · · · · · · · · · · · · · · · ·				
SYSCFG 09h	System Memory I	Function Register 1	Default = 00h			
DRAM Hole B size	e: DRAM Hole B control mode:	DRAM Hole A size:	DRAM Hole A control mode:			
00 = 512KB	00 = Disable	00 = 512KB	00 = Disable			
01 = 1MB	01 = WT for L1 and L2	01 = 1MB	01 = WT for L1 and L2			
10 = 2MB	10 = Non-cacheable for L1 and L2	10 = 2MB	10 = Non-cacheable for L1 and L2			
11 = 4MB	11 = Enable hole in DRAM	11 = 4MB	11 = Enable hole in DRAM			

11 = 4MB	11 = Enable hole in DRAM	11 = 4MB	11 = Enable hole in DRAM
Menteral Company of the Company	ni i kantalisti kantalisti kantalisti kantalisti kantalisti kantalisti kantalisti kantalisti kantalisti kantal	國人 电性特性 医抗性神经	
SYSCFG 0Ah	System Memory Address	Decode Register 1	Default = 00h
	DRAM Hole A starting address AST[7:0]-HA[2	26:19]. Also see SYSCFG	0Ch[1:0].
sing service and the service of the	. तम्बर पुरस्कार के कि	Anna cains an india a sa sa sa sa	and ConstAncian to the constant of the Constant
SYSCFG 0Bh	System Memory Address	Decode Register 2	Default = 00h
	DRAM Hole B starting address BST[7:0]-HA[26:19]. Also see SYSCFG	0Ch[3:2]



Page 104

Revision: 1.0

912-3000-032

■ 7004196 0001267 T2T ■

4.4.6 Lookup Table DRAM Configuration Mode

The Viper-N Chipset provides the maximum flexibility for DRAM configurations if SYSCFG 13h[7] = 1. To maintain backward compatibility with OPTi's 82C546/547 Chipset, the fixed DRAM configurations of that chipset are also supported.

If SYSCFG 13h[7] = 0, then only the fixed DRAM configurations listed in Table 4-35 are supported, maintaining compatibility with OPTi's 82C546/82C547 (Python) Chipset. This mode should not be used in new designs.

Table 4-34 Register Bits Associated with Backward Compatibility for OPTi's 82C546/82C547 Chipset

7	6	5	4	3	2	1	0
SYSCFG 00h if 13h[7] = 0*: 82	C546/82C547 Me	emory Configuration		uration Registe	r 1		Default = 00h
Single memory write (non- cache) cycle CPU, pipelined enable:	Second bank: 512x36 SIMM	First bank: 512x36 SIMM		S	e Table 4-35 for de		
0 = Disable 1 = Enable							

Table 4-35 DRAM Configurations

43210	SIMM 0	SIMM 1	SIMM 2	SIMM 3	Total
00000	256K	256K			2M
00001	512K	512K			4M
00010	1M	1M			8M
00011	2M	2M			16M
00100	4M	4M			32M
00101	8M	8M			64M
00110	256K	256K	256K	256K	4M
00111	256K	256K	512K	512K	6M
01000	512K	512K	512K	512K	8M
01001	256K	256K	1M	1M	10M
01010	512K	512K	1M	1M	12M
01011	1M	1M	1M	1M	16M
01100	256K	256K	2 M	2M	18M
01101	512K	512K	2M	2M	20M
01110	1 M	1M	2M	2M	24M
01111	2M	2M	2M	2M	32M
10000	256K	256K	4M	4M	34M
10001	512K	512K	4M	4M	36M
10010	1M	1M	4M	4M	40M
10011	2M	2M	4M	4M	48M
10100	4M	4M	4M	4M	64M
10101	256K	256K	8M	8M	66M
10110	512K	512K	8M	8M	68M
10111	1M	1M	8M	8M	72M
11000	2M	2M	8M	8M	80M
11001	4M	4M	8M	8M	96M
11010	8M	8M	8M	8M	128M

Note: These fixed configurations are for maintaining compatibility with OPTi's 82C546/82C547 (Python) Chipset.



912-3000-032 Revision: 1.0 Page 105

- 9004196 0001268 966

4.5 PCI Bus Interface

The Viper-N Chipset supports up to three PCI bus masters. Both synchronous and asynchronous modes of operation of the PCI bus, with respect to the CPU, are supported. The Viper-N Chipset supports a 32-bit PCI implementation and supports PCI bus operating frequencies up to 33MHz. The PCI local bus controller is present in the 82C557 and the PCI data bus buffering is done within the 82C558N. The 82C558N also functions as the PCI-to-ISA expansion bridge and performs the required data path conversion between the 32-bit PCI bus and the 8/16-bit ISA bus.

4.5.1 PCI Master Cycles

A PCI master is always allowed to access the system memory and system I/O spaces. Accesses to the ISA bus and the VL bus space can be individually disabled/enabled by programming PCIDV1 43h[2]. Refer to Table 4-36.

4.5.1.1 System Memory Access

The PCI master asserts FRAME# and puts out the address on the AD[31:0] bus. The 82C557 decodes that address and asserts LMEM# to the 82C558N if the access is to the system memory area. The 82C558N then provides the data path to the PCI master to access system memory. If the access is to the system memory space, then the 82C557 acts as the PCI slave and it generates the appropriate control signals to snoop the L1 cache for every access, or for every access to a new line (if the line comparator is enabled). The 82C556 performs the data steering and latching based on the control information received from the 82C557 over the MDOE#, HDOE#, DBCOE[1:0]#, and the DLE[1:0]# lines.

Table 4-36 ISA and VL Bus Space Access E	us Space Access Bits
--	----------------------

7	6	5	4	3	2	1	0
PCIDV0 04h			Commar	nd Register			Default = 07h
Address/data stepping: Always set to 0.	PERR# output pin enable: Always set to 0.	Reserved (RO)	Memory write and invalidate cycle genera- tion (RO): Always = 0. No memory write and invalidate cycles will be generated by the 82C557.	Special cycles (RO): Always = 0. The 82C557 does not respond to PCI special cycles.	Bus master operations (RO): Always = 1. Allows the 82C557 to perform bus master operations all the time. (Default = 1)	Memory access (RO): Always = 1. The 82C557 allows a PCI bus mas- ter access to memory all the time. (Default = 1)	I/O access (RO): Always = 1. The 82C557 allows a PCI bus mas- ter access to PCI I/O all the time. (Default = 1)
PCIDV1 04h	and the second of the second o	and the same of the state of th	Commar	d Register	eres de la compansión de	i da ada se serar y mara a vis	Default = 07h
Address/data stepping: Always set to 0.	Enable parity error output: 0 = Disable 1 = Enable	Reserved (RO)	Memory write and invalidate cycle genera- tion (RO): Always = 0. No memory write and invalidate cycles will be generated by the 82C558N.	Special cycles: 0 = Disable 1 = Enable (82C558N responds to stop grant spe- cial cycle.)	Bus master operations: 0 = Disable 1 = Enable PCI cycle generation during DMA/ISA master may be disabled by this bit. (Default = 1)	Memory access (RO): Always = 1. The 82C558N allows a PCI bus master access to mem- ory at any time. (Default = 1)	I/O access (RO): Always = 1. The 82C558N allows a PCI bus master access to I/O at any time. (Default = 1)
PCIDV1 43h		3600000 study (20 41)	(Part of IRQ Tri	ggering Register) Service of the service of the serv	P. Start Starting States and Stat	Default = 00h
Rese	erved	Enable DMA or ISA master to preempt PCI Master 0 = Disable 1 = Enable	Fixed/rotating priority between PCI masters: 0 = Rotating 1 = Fixed	Back-to-back ISA I/O: 0 = Enable 1 = Disable	Reserved	PCI master access to VL/ISA: 0 = Enable 1 = Disable	ISA bus control signals for memory accesses greater than 16M: 0 = Enable 1 = Disable



Page 106 Revision: 1.0 912-3000-032

■ 9004196 0001269 8T2 **■**

Table 4-8 and Table 4-9 (page 80) describe the sequence of 4.5.1.2 Non-Local Memory Access events that take place during a master read/write cycle from/to system memory. Listed below is the data flow path for all such accesses by a PCI master. (Refer to Table 3-12 for a description on the state of the control signals from the 82C557 to the 82C556 for all cycles.)

Low order DRAM read:

The DRAM puts the data out on MD[31:0]#. The 82C556 latches the data, inverts it and puts it out onto MD[63:32] and drives it out to the 82C558N. The 82C558N then latches the data and puts it out on AD[31:0] for the PCI master.

Low order DRAM write:

The PCI master puts the data out on AD[31:0]. The 82C558N latches the data and puts it out on MD[63:32]. The 82C556 then latches the data, inverts it and puts it out onto MD[31:0]# and presents it to the DRAM.

Low order cache read:

The cache puts out the data on HD[31:0]. The 82C556 latches the data onto MD[63:32] and drives it out to the 82C558N. The 82C558N then latches the data and puts it out on AD[31:0] for the PCI master.

Low order cache write:

The PCI master puts out the data on AD[31:0]. The 82C558N latches the data and puts it out on MD[63:32]. The 82C556 latches this data and puts it out on HD[31:0] for the cache.

High order DRAM read:

The DRAM puts out the data on MD[63:32]. In this case, there is a direct path from the DRAM to the 82C558N and the 82C556 does not have to perform any latching or steering of data. The 82C558N latches the data available on MD[63:32] and puts it out on AD[31:0] for the PCI master.

High order DRAM write:

The PCI master puts out the data on AD[31:0]. The 82C558N latches the data and this puts it out on MD[63:32]. The 82C556 does not to have perform any steering or latching and the data is written directly to the DRAM.

High order cache read:

The cache puts out the data on HD[63:32]. The 82C556 latches the data onto MD[63:32] and drives it out to the 82C558N. The 82C558N then latches the data and puts it out on AD[31:0] for the PCI master.

High order cache write:

The PCI master puts out the data on AD[31:0] and the 82C558N latches the data and puts it out on MD[63:32]. The 82C556 latches this data and puts it out on HD[63:32] for the cache.

The PCI master asserts FRAME# and puts out the address on the AD[31:0] bus. If the access is not to the system memory area, the 82C557 does not assert LMEM# to the 82C558N. The 82C558N then translates all PCI cycles to the VL bus and generates the local bus signals one LCLK after the assertion of FRAME#. The LDEV# signal is sampled at the end of the next LCLK and the 82C558N asserts DEVSEL# if the LDEV# was sampled asserted. For a read access from the VL bus, the local bus device puts out the data on MD[63:32]. This data is latched by the 82C558N and put out on AD[31:0] for the PCI master. For a write access to the VL bus, the PCI master puts out the data on AD[31:0]. This data is latched by the 82C558N and put out on MD[63:32] for the VL bus.

All other PCI slaves have up to three PCI CLKs after the start of the PCI cycle to assert DEVSEL#. All read/write access from/to PCI slaves is done directly over AD[31:0].

If neither a PCI slave nor a local bus device responds within three PCI CLKs after the start of the cycle, then the 82C558N starts an ISA cycle. For a read access from the ISA bus, the ISA device puts out the data on SD[15:0] or SD[7:0], depending on whether it is a 16- or 8-bit slave. The 82C558N latches this data and then performs the appropriate data bus conversions and steering (based on the IOCS16#, MEMCS16#, SBHE# signals) and puts the data out on AD[31:0]. For a write access to the ISA bus, the PCI master puts out the data on AD[31:0]. The 82C558N latches this data and then performs the appropriate data bus conversions and steering (based on the IOCS16#, MEMCS16#, SBHE# signals) and puts out the data on SD[15:0] or SD[7:0], depending on whether it is a 16- or 8-bit slave.

4.5.1.3 PCI Master Pre-Snoop

Pre-snooping is a technique with the aid of which a PCI master can sustain bursting to the local memory till a 4K page boundary is reached. If pre-snooping is enabled, then on the first TRDY# of the PCI master cycle, the state machine within the 82C557 increments the HA[12:5] address lines by one and asserts EADS# to the CPU after that. By this time, the earlier cache address would have been latched by HACALE. If the CPU responds with a HITM#, then the current PCI master cycle will be terminated at the line boundary to allow the write-back cycle to occur. Enabling pre-snooping allows the Viper-N Chipset to continue bursting past a line boundary.



912-3000-032

Revision: 1.0

9004196 0001270 514 📟

4.5.2 PCI Slave Cycles

4.5.2.1 CPU Master Cycles

Any CPU cycle that is not an access to the system memory area, the 82C557 translates that cycle to a PCI cycle and asserts FRAME# on the PCI bus. All PCI slaves have up to three PCI CLKs after the start of the cycle within which to assert DEVSEL#. The data flow path would be similar to the ones described in the previous section.

4.5.2.2 PCI Byte/Word Merge

This feature, if turned on, allows successive 8-/16-bit writes from the CPU to a PCI slave, to be merged into a 32-bit entity and then sent out to the PCI slave. This enhances PCI video performance by a substantial margin. Byte/word merge is controlled by MDLE# and IRDY# from the 82C557. The number of MDLE# pulses sent out by the 82C557 before it

asserts IRDY# determines how much data was sent out with each pulse. There is one additional control provided (in SYSCFG 00h[2:1]) for the byte/word merge implementation. This setting determines the maximum time difference within which consecutive PCI bytes/words could be merged.

To enable byte/word merge and to obtain the maximum performance benefit, PCIDV14Eh[3], PCIDV14Eh[1], SYSCFG 17h[2], and SYSCFG 00h[4:3] should be set to 1. Refer to Table 4-37 for information on these register bits.

4.5.2.3 ISA Master Cycles

If the ISA master cycle is not a system memory access, then the 82C558N becomes the initiator and commences a PCI cycle. The data flow path for an ISA master to a PCI slave access is between the SD[15:0]/SD[7:0] lines and the AD[31:0] lines. The 82C558N handles all the data bus conversion and steering logic.

Table 4-37 Byte/Word Merge Feature Register Bits

		orgo i outuro	ivediatei Dita				
7	6	5	4	3	2	1	0
PCIDV1 4Eh			Miscellaneous (Control Register	С		Default = 00h
0 = Test 4 Disabled 1 = Test 4 Enabled	0 = Test 3 Disabled 1 = Test 3 Enabled	0 = Test 2 Disabled 1 = Test 2 Enabled	0 = Test 1 Disabled 1 = Test 1 Enabled	Pipelined byte merge function: 0 = Disable 1 = Enable	EOP configuration: 0 = Output 1 = Input	Byte merge: 0 = Disable 1 = Enable	ISA master data swap: 0 = Enable 1 = Disable
SYSCFG 17h	J. 7 . 7 . 7 . 7	entropio (1966), per una servicio (1967), porte unitario e	Miscellaneous (Control Register	2	THE STATE OF A STATE OF THE STA	Default = 00h
Generate NA# for PCI slave access in sync LCLK mode: 0 = No 1 = Yes	NA# generation for PCI slave access: 0 = Do not generate NA# 1 = Generate NA# for async LCLK mode	Sync two bank select: 0 = Rsrvd 1 = Set this bit to 1 when two banks of sync SRAM are installed	BRDY# control for PCI cycles: 0 = Normal BRDY# 1 = Fast BRDY#	Fast FRAME# generation for PCI cycles: 0 = Disable 1 = Enable	Pipelining during byte merge: .0 = Disabled 1 = Enabled	Sync SRAM type: 0 = Standard 1 = Pipelined	Burst type: 0 = Intel burst protocol 1 = Linear burst protocol
	SP-7. LINE BY LONG AND A	Secretarios, Asimporto Lagra como		117	· · · · · · · · · · · · · · · · · · ·		Name of Allendary
SYSCFG 00h If 13h[7] = 1: Fu	II Memory Decod	e	DRAM Configu	ıration Register 1			Default = 00h
Single memory write (non- cache) cycle CPU, pipelined enable: 0 = Disable 1 = Enable	Video memory byte/word prefetch control: 0 = Off 1 = On	Sony SONIC- 2WP support: 0 = Sony SONIC-2WP module not installed 1 = Sony SONIC-2WP module installed	Byte merge control: 0 = Disable 1 = Enable	NA# generation during byte merge: (Used to kill CPU idle cycles during byte merge only.) 0 = Disable byte merge NA# 1 = Enable byte merge NA#	counter: (Acces bus if this tin expi 00 = 4 CI 01 = 8 CI 10 = 12 C	erge time-out is passed to PCI ne-out period ires.) PU Clocks PU Clocks PU Clocks	Hold request block control during video byte merge: 0 = Let CPU to be put on hold while byte merge in progress if hold request arrives 1 = Block hold request if byte merge in progress



Page 108 Revision: 1.0

912-3000-032

9004196 0001271 450

4.6 VL Bus Interface

The Viper-N Chipset supports VL bus slaves only. The VL bus always operates at the PCI bus operating frequency. All the control and status signals are generated by the 82C558N and the data path is controlled by buffers in the 82C556. The 82C557 also does the data bus conversion to interface the 32-bit VL bus to the 64-bit CPU bus. The Viper-N Chipset supports VL bus speeds up to 33MHz, independent of the CPU speed. It assumes that an access outside the system memory area is either a PCI cycle, a VL slave cycle, or an ISA cycle. If the cycle is not a system memory cycle, then the 82C557 generates a PCI cycle and the 82C558N a VL cycle.

If the Viper Notebook Chipset has been configured to support VL bus slaves, then the 82C558N generates LADS# and other VL bus status signals one LCLK after FRAME# has been asserted. The VL slave can claim such an access by asserting LDEV#, which is sampled at the end of the next LCLK. If LDEV# is active when sampled, the 82C558N asserts DEVSEL# to the 82C557 and it will not execute an ISA cycle but will instead wait for the VL slave to generate LRDY#. On receiving an active LDEV#, the 82C558N asserts DEVSEL# to the 82C557. After LRDY# is sampled active, the Viper-N Chipset will terminate the cycle of the current active bus master by returning BRDY# or IOCHRDY.

OPTi


912-3000-032

Revision: 1.0

Page 109

- 9004196 0001272 397 **-**

Figure 4-27 PCI Master Read from Local Memory






Page 110 Revision: 1.0

912-3000-032

= 9004196 0001273 223 **=**

Figure 4-28 CPU Read from PCI, 32 Bits






912-3000-032

Revision: 1.0

Page 111

■ 9004196 0001274 16T ■

Figure 4-29 CPU Write to PCI, 32 Bits






Page 112 Revision: 1.0 912-3000-032

■ 9004196 0001275 0T6 ■

Figure 4-30 CPU Read from PCI, 64 Bits






912-3000-032

Revision: 1.0

Page 113

= 9004196 0001276 T32 **=**

Figure 4-31 CPU Read from VL Slave






Page 114 Revision: 1.0 912-3000-032

■ 9004196 0001277 979 ■

Figure 4-32 CPU Write to VL Slave






912-3000-032

Revision: 1.0

Page 115

9004196 0001278 805








Page 116 Revision: 1.0

912-3000-032

-- 9004196 0001279 741 **--**

Figure 4-34 ISA Master Write to PCI






912-3000-032

Revision: 1.0

Page 117

9004196 0001280 463 📟

Figure 4-35 ISA Master Read from ISA Slave






Page 118 Revision: 1.0

912-3000-032

■ 9004196 0001281 3TT **■**

Figure 4-36 ISA Master Write to ISA Slave





912-3000-032

Revision: 1.0

Page 119

- 9004196 0001282 236 **-**

4.7 ISA Bus Interface

The ISA bus state machine gains control when the decoding logic of the 82C558N detects that no PCI/VL device has claimed the cycle. It monitors status signals MEMCS16#, IOCS16#, IOCHRDY, and ZEROWS# and performs the necessary synchronization of control and status signals between the ISA bus and the microprocessor. The Viper-N Chipset supports 8- and 16-bit memory and I/O devices located on the ISA bus.

An ISA bus cycle is initiated by asserting BALE in ISA-TS1 state. On the trailing edge of BALE, M16# is sampled for a memory cycle to determine the bus size. It then enters ISA-TC state and provides the command signal. For an I/O cycle, IO16# is sampled after the trailing edge of ALE until the end of the command. The command cycle is extended when IOCHRDY is detected inactive or the cycle is terminated when the zero wait state request signal (ZEROWS#) from the ISA bus is active. Upon expiration of the wait states, the ISA state machine terminates itself and passes internal an READY to the CPU state machine to output a synchronous BRDY# to the CPU. The ISA bus master or DMA controller accesses system memory.

The delay between back-to-back ISA cycles is programmable and can be configured by programming PCIDV1 43h[3]. See Table 4-38.

4.8 XD Bus Interface

The XD bus is an 8-bit utility that is used to access the 8-bit keyboard controller, BIOS ROM, the real-time clock, and the non-volatile RAM (NVRAM). The XDIR output signal from the 82C558N is used for the XD bus data buffer direction control. A 1 indicates data transfer from the SD bus to the XD bus. Normally high, XDIR is low for the following conditions:

 during BIOS ROM accesses, when ROMCS# and MEMR# are both active

- 2) during reads from I/O Ports 060h, 064h, 070h, and 071h
- 3) during read accesses from the NVRAM

4.9 Bus Arbitration Logic

The 82C557 provides arbitration between the CPU, DMA controller, ISA bus masters, PCI bus masters, and the refresh logic. During DMA, ISA bus master cycles, PCI bus master cycles, and conventional refresh cycles, the 82C557 asserts HOLD to the CPU. The CPU will respond to an active HOLD signal by generating HLDA (after completing its current bus cycle) and placing most of its output and I/O pins in a high impedance state. After the CPU relinquishes the bus, the 82C557 responds by issuing REFRESH# (refresh cycle) or AHOLD (PCI master, ISA bus master, or DMA cycle), depending on the requesting device. During hidden refresh, HOLD remains negated and the CPU continues its current program execution as long as it services internal requests or achieves cache hits.

Refresh cycles, DMA cycles, and master cycles are serviced on a first in-first out (FIFO) priority, but DRAM refresh requests (REFRESH#) are internally latched and serviced immediately after the current DMA or master finishes its request, if the refresh request was queued behind an ISA DMA or master (HREQ) request. The 82C557 now requests the CPU bus by asserting HOLD to the CPU. The CPU will complete the ongoing cycle and when it gives up the CPU bus, it will assert HLDA to the 82C557. The 82C557 will grant the CPU bus to the PCI master, ISA DMA or master and assert AHOLD. The HREQ signal must remain active to be serviced if a refresh request comes first. DMA and bus masters share the same request pin; HREQ. To distinguish between DMA and bus master requests during an active AHOLD period, the AEN signal can be used to distinguish between DMA and master cycles. If AEN is active, then it is a DMA cycle. When these signals are inactive, an external bus master controls the system bus.

Table 4-38 Delay Back-to-Back ISA Cycle Register Bit

7	6	5	4	3	2	1	0
PCIDV1 43h			(Part of IRQ Tri	ggering Register)			Default = 00h
Re	served	Enable DMA or ISA master to preempt PCI Master 0 = Disable 1 = Enable	Fixed/rotating priority between PCI masters: 0 = Rotating 1 = Fixed	Back-to-back ISA I/O: 0 = Enable 1 = Disable	Reserved	PCI master access to VL/ISA: 0 = Enable 1 = Disable	ISA bus control signals for memory accesses greater than 16M: 0 = Enable 1 = Disable



Page 120 Revision: 1.0 912-3000-032

- 9004196 0001283 172 **-**

4.10 Data Bus Conversion/Data Path Control Logic

Data bus conversion from the 64-bit CPU bus to the memory bus is done by the 82C556 (based on control signals from the 82C557). The data bus conversion from the higher order MD bus to the AD bus is done by the 82C558N, and the conversion to a 8/16-bit ISA bus is also done by the 82C558N. The 82C557 converts the CPU byte enables BE[7:0]# to address A2 and four byte enable signals C/BE[3:0]#, for the PCI bus, the VL bus, and the 82C558N. The 82C558N uses the C/BE[3:0]#, A2 and the other ISA address (A[1:0], SBHE# and IOCS16#/MEMCS16#) information to complete the 64-bit to 8/16-bit data conversion for the ISA bus. The 82C558N performs data bus conversion when the CPU accesses 16- or 8-bit devices through 16- or 32-bit instructions. It also handies DMA and ISA master cycles that transfer data between local DRAM or cache memory and locations on the ISA bus. The 82C557 provides all of the signals to control external bidirectional data buffers.

4.11 Special Cycles

4.11.1 System ROM BIOS Cycles

The 82C557 supports both 8- and 16-bit EPROM cycles. If the system BIOS is 16 bits wide, ROMCS# should be connected to MEMCS16# through an open collector gate indicating to the 82C558N that a 16-bit EPROM is responding. The system BIOS resides on the XD bus.

ROMCS# can generated for both the E0000h-EFFFFh and F0000h-FFFFFh segments through PCIDV1 4Ah and 4Bh. (Refer to Table 4-39.) If a combined video/system ROM BIOS is desired, these two segments should be used.

4.11.2 System Shutdown/Halt Cycles

The CPU provides special bus cycles to indicate that certain instructions have been executed or certain conditions have occurred internally. These special cycles, such as shutdown and halt, are covered by dedicated handling logic inside the 82C557. The Viper-N Chipset will generate INIT for a CPU shutdown cycle.

Table 4-39 Registers Associated with ROMCS#

7	6	5	4	3	2	1	0	
PCIDV1 4Ah	ROM Chip Select Register							
ROMCS# for segment F8000h-FFFFFh: 0 = Enable 1 = Disable	ROMCS# for segment F0000h- F7FFFh: 0 = Enable 1 = Disable	ROMCS# for segment E8000h- EFFFFh: 0 = Disable 1 = Enable	ROMCS# for segment E0000h- E7FFFh 0 = Disable 1 = Enable	ROMCS# for segment D8000h- DFFFFh: 0 = Disable 1 = Enable	ROMCS# for segment D0000h- D7FFFh: 0 = Disable 1 = Enable	ROMCS# for segment C8000h- CFFFh: 0 = Disable 1 = Enable	ROMCS# for segment C0000h-C7FFFh: 0 = Disable 1 = Enable	
PCIDV1 4Bh		<u> </u>					Default = 00h	
ROMCS# for segment FFFF8000h- FFFFFFFh: 0 = Enable	ROMCS# for segment FFFF0000h- FFFF7FFh: 0 = Enable	ROMCS# for segment FFFE8000h- FFFEFFFh: 0 = Disable	ROMCS# for segment FFFE0000h- FFFE7FFFh: 0 = Disable	ROMCS# for segment FFFD8000h- FFFDFFFh:	ROMCS# for segment FFFD0000h- FFFFD7FFFh:	ROMCS# for segment FFFC8000h- FFFCFFFh:	ROMCS# for segment FFFC0000h- FFFC7FFFh:	
1 = Disable	0 = Enable 1 = Disable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	



912-3000-032 Revision: 1.0 Page 121

-- 9004196 0001284 009 **--**

4.12 Internal Integrated Peripherals Controller

The following subsections give detailed operational information about the 82C558N's internal integrated peripheral controller (IPC) which includes two 8237 DMA controllers, two 8259 interrupt controllers, one 8254 timer/counter and one 74612 memory mapper. It is register-compatible with the 82C206 chip.

For information on the design architecture of this unit, refer to the separate document on the 82C206 IPC. This document is available on request from OPTi.

4.12.1 Hardware Considerations

The 82C558N uses an external multiplexing scheme to read in many of the IRQ, DRQ, and external PMI inputs. The scheme uses the ATCLK and ATCLK/2 outputs to toggle a 74153-type multiplexer through four distinct sampling phases. While the system is active, ATCLK and ATCLK/2 are generated from the OSC input and sample each multiplexer input once every 120ns. During Suspend, if OSC14 is not present the 32KHz signal is used to generate ATCLK and ATCLK/2. Therefore, the inputs are sampled only once every 120µs in this case. If ATCLK and ATCLK/2 are driven low in Suspend, RINGI, SUS/RES#, IRQ1, and IRQ8# are always sampled on RQMX2+RQMX4, RQMX3+RQMX4, RQMX0, and RQMX1, respectively.


Sampling occurs between multiplexer input switching. For example, when in active mode and running off OSC, ATCLK and ATCLK/2 switch the multiplexer input every 35ns. The chipset samples the state of its input 17.5ns after the multiplexer has switched. Therefore, no "glitching" occurs on sampling. The sampling points are shown in Figure 4-37, where the "SMPL14" signal is a delayed internal version of the OSC input signal.

External peripheral devices that generate IRQs or external PMIs must therefore generate a pulse of sufficient duration to be seen by the sampling logic. The OPTi 82C602A Notebook Companion chip incorporates a latching mechanism to ensure that IRQ inputs that pulse low will be held low for at least one complete ATCLK/ATCLK/2 cycle (140ns or 120µs).

4.12.2 IPC Configuration Programming

The sole configuration register (see Table 4-40) of the internal IPC, separate from those of the 82C558N, is accessed by first writing the register index of interest to I/O Port 022h; the selected register information then becomes available for reading or writing at I/O Port 023h as opposed to Port 024h used by the 82C558N configuration registers

Figure 4-37 Multiplexed Input Sampling Points



82C558N samples multiplexed input four times for every ATCLK/2 cycle

Table 4-40 Internal IPC Configuration Bits.

7	6	5	4	3	2	1	0
Index 01h: IPC	Configuration Reg	gister					
(AT 00 = 1 01 = 2 10 = 3	ccess wait states CLKs): wait states wait states wait states states (Default)	00 = 1 wait : 01 = 2 v 10 = 3 v	wait states:* state (Default) vait states vait states vait states	00 = 1 wait 01 = 2 10 = 3	N wait states:* state (Default) wait states wait states wait states wait states	Delay DMA MEMR# one clock from sys- tem MEMR#: 0 = Yes (AT- compatible - Default) 1 = No	DMA clock select: 0 = ATCLK/2, (Default) 1 = ATCLK

^{*} Note that IOCHRDY can also be asserted by DMA devices to add wait states to DMA cycles.



Page 122

Revision: 1.0

912-3000-032

9004196 0001285 T45

4.12.3 IPC Register Programming

The IPC provides two peripheral interrupt controllers that are register compatible with the 8259 part. The registers of this logic module are listed below. These registers are accessed directly through the I/O subsystem (no index/data method is used).

4.12.3.1 Initialization Command Words

The Initialization Command Words (ICWs) are shown first and must always be written in sequence starting with ICW1. Two I/O port groups are listed. The first group refers to INTC1, the interrupt controller for IRQ[7:0] (see Table 4-41); the second refers to INTC2, the interrupt controller for IRQ[15:8] (see Table 4-42).

Table 4-41	INTC1 Initialization Comman	d Words

			T		1	1	
	6	5	4	3	2	1 1	0
Port 020h			ICW ⁻	(WO)			
	Don't care	a hanne d'a mar est au la cala	Always = 1	Trigger mode: 0 = Edge 1 = Level	Don't care	Cascade mode select: 0 = Yes (always), 1 = No	Don't care
Port 021h	State of the second section of the second	V	ICW:	2 (WO)	75 mg, 51		
	- Upper bits of inter	rrupt vector. For A	AT compatibility, wi	ite 08h.	ate	er bits of interrupt ve d by interrupt contro	•
Port 021h	Control of the Contro		ICW:	3 (WO)			
	S[7:0] - Slave mode co	ntroller connection	s. For AT compat	ibility, write 04h (
Port 021h			ICW4	(WO)	karam gilaklatan Mir Jaka Serak		alivinati, rada ilimah -
	Don't care		Enable multiple	Don't	t care	Enable auto	Don't care

Table 4-42 INTC2 Initialization Command Words

7	6	5	4	3	2	1	0
Port 0A0h			ICW1	(WO)			
Prosidential for the comment of the comment	Don't care		Always = 1	Trigger mode: 0 = Edge 1 = Level	Don't care	Cascade mode select: 0 = Yes (always) 1 = No	Don't care
Port 0A1h				2 (WO)		MCNOTO MORRAL LI RICH LL CLUSTO PER CON CITAL NATIONAL	
V[7:3] -	Upper bits of interr	•	T compatibility, wr		ate	er bits of interrupt ve d by interrupt contro	ler.
Port 0A1h	e nigo wie retting generation in the profit parties of the control referen	South Francis Expedition and an arrange		3 (WO)	Sec. and about 100 to take life from the		
		Don't care				mode address. For A write 02h (IRQ2).	
Port 0A1h		10 15 16 16 16 16 16 16 16 16 16 16 16 16 16	-a-action and a second	I (WO)	5855 3 1 J 6 G 6285 9 1 C 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		eren i en
	Don't care		Enable multiple interrupts: 0 = No 1 = Yes	Don'	t care	Enable auto EOI command: 0 = No 1 = Yes	Don't care

OPTi

912-3000-032 Revision: 1.0 Page 123

■ 9004196 0001286 981 **■**

Enable Multiple Interrupts can be enabled to allow INTC2 to fully nest interrupts without being blocked by INTC1. Correct handling of this mode requires the CPU to issue a non specific EOI command to zero when exiting an interrupt service routine. If the feature is disabled, no command need be issued.

Automatic End-of-Interrupt can be enabled to allow the interrupt controller to generate a non specific EOI command on the trailing edge of the second interrupt acknowledge cycle from the CPU. The feature allows the interrupt currently in service to be cleared automatically on exit from the service

routine. This function should not be used with fully nested interrupts except by INTC1.

4.12.3.2 Operational Command Words

The Operational Command Words are used to program the interrupt controller during the course of normal operation. Two I/O port addresses are listed for each register. The first address refers to INTC1, the interrupt controller for IRQ[7:0]; the second refers to INTC2, the interrupt controller for IRQ[15:8].

Table 4-43 INTC1 and INTC2 Operational Command Words.

Table 4-43	INTC1 and IN	NTC2 Operation	onal Comman	d Words.			
7	6	5	4	3	2	1	0
Port 021h, 0A11	h		OCW1 Ma	sk Register			
IRQ7/15:	IRQ6/14:	IRQ5/13:	IRQ4/12:	IRQ3/11:	IRQ2/10:	IRQ1/9:	IRQ0/8:
0 = Enable	0 = Enable	0 = Enable1 =	0 = Enable	0 = Enable	0 = Enable	0 = Enable	0 = Enable
1 = Mask	1 = Mask	Mask	1 = Mask	1 = Mask	1 = Mask	1 = Mask	1 = Mask
Port 020h, 0A0	n		OCW2 Comma	nd Register (WO)			
	ole auto-rotate, au		Always = 0 for	Always = 0 for		L[2:0:	
	ole auto-rotate, au		OCW2	OCW2	Interrupt level ac		iority" and "rotate
	Generate non-spe = Generate specif		1			of specific EOI"	
	- Generate specii Rotate on non-spe						
	= Rotate on specif						
	110 = Set priority	,					
	010 = No operatio	n					
Port 020h, 0A0l	<u>""() </u>		OCW3 Comma	nd Register (WO)	giginia di terimi se seri di tete militari seglis.	militing a water mesociae of	e lek plikytik selami i e i e i i i i i a a
Always = 0	Allow bit 5	Special mask	Always = 0 for	Always = 1 for	Polled mode:	Allow bit 0	In-service
-	changes:	mode:	OCW3	OCM3	0 = Disable	changes:	access:
	0 = No	0 = Disable			(generate inter-	0 = N o	0 = 020/0A0h
	1 = Yes	1 = Enable			rupt)	1 = Yes	reads return
		1			1 = Enable		IRR 1 = Return ISR
					(poll 020/0A0h for interrupt)		I = Return ISR
100000000000000000000000000000000000000		(Maria Sarata Angaran ang ang ang ang ang ang ang ang ang a	di inggi pagamahing bang _{kun} da i g	ng naga ang kamanaga igan ga ga sa	11		in two tables and experiences of the contraction of
Port 020h, 0A0l	1	Inter	rupt Request Reg	gister OCW3[0] =	0 (RO)		
IRQ7/15	IRQ6/14	IRQ5/13	IRQ4/12	IRQ3/11	IRQ2/10	IRQ1/9	IRQ0/8
pending:	pending:	pending:	pending:	pending:	pending:	pending:	pending:
0 = No 1 = Yes	0 = No	0 = No	0 = No 1 = Yes	0 = No	0 = No	0 = No	0 = No
ı – res	1 = Yes	1 = Yes	I = Tes	1 = Yes	1 = Yes	1 = Yes	1 = Yes
Port 020h, 0A0l		1	n-Service Registe	er OCW3[0] = 1 (F	RO)		
IRQ7/15	IRQ6/14	IRQ5/13	IRQ4/12	IRQ3/11	IRQ2/10	IRQ1/9	IRQ0/8
in service:	in service:	in service:	in service:	in service:	in service:	in service:	in service;
0 = N o	0 = No	0 = No	0 = No	0 = No	0 = No	0 = No	0 = No
1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes
Port 020h, 0A0l	h	Po	olled Mode Regis	ter OCW3[2] = 1 ((RO)		
Interrupt		Not	used			IRQ[2:0]:	
pending:					Number of highe	est priority interru	pt that is pending
0 = No							
1 = Yes							



Page 124 Revision: 1.0 912-3000-032

--- 9004196 0001287 818 **---**

4.12.3.3 Interrupt Controller Shadow Registers

Values written to the interrupt controller are not always directly readable in the AT architecture. However, the 82C558N shadows these values as they are written so that they can be read back later through the configuration registers. Table 4-44 lists the correspondence of shadow indexes to the write-only registers in the interrupt controllers.

4.12.4 DMA Controller Programming Registers

The integrated IPC provides two direct memory access controllers (DMAC1 and DMAC2) and their associated memory mappers that are register compatible with AT-type systems. The registers of this logic module are listed below. These registers are accessed directly through the I/O subsystem (no index/data method is used). Each DMAC has four DMA channels. Channels 3 through 0 are in DMAC1 and Channels 7 through 4 are in DMAC2. Table 4-45 and Table 4-46 list the register locations.

Table 4-44 Interrupt Controller Shadow Register Index Values

Register	INTC1 index	INTC2 Index
ICW1	80h	88h
ICW2	81h	89h
ICW3	82h	8Ah
ICW4	83h	8Bh
OCW2	85h	8Dh
OCW3	86h	8Eh

Table 4-45 DMA Address and Count Registers

	DMA Channel Address									
Name	0	1	2	3	4	5	6	7		
Memory Address Register	000h R/W	002h R/W	004h R/W	006h R/W	0C0h R/W	0C4h R/W	0C8h R/W	0CCh R/W		
Count Register	001h R/W	003h R/W	005h R/W	007h R/W	0C2h R/W	0C6h R/W	0CAh R/W	0CEh R/W		
Page Address Register	087h R/W	083h R/W	081h R/W	082h R/W	08Fh R/W	08Bh R/W	089h R/W	08Ah R/W		

Table 4-46 DMA Control and Status Registers

		Command Port Address			
Command	Function	DMA Channels 7-5	DMA Channels 3-0		
Mode Register	Sets the function type for each channel. Group can be read back - see "Reset Mode Register Readback Counter" command.	Read/Write 0D6h	Read/Write 00Bh		
Status Register	Returns channel request and terminal count information.	Read 0D0h	Read 008h		
Command Register	Sets the DMAC configuration.	Write 0D0h, Read 0D4h	Write 008h, Read 00Ah		
Request Register	Makes a software DMA request.	Read/Write 0D2h	Read/Write 009h		
Mask Register	Enables or masks DMA transfers on selected channels.	Read/Write 0DEh	Read/Write 00Fh		
Temporary Register	Not used in AT-compatible design.	Read 0DAh	Read 00Dh		

OPTi

912-3000-032 Revision: 1.0 Page 125

- 9004196 0001288 754 **-**

Table 4-47 DMAC1 Control and Status Bits

7	6	5	4	3	2	1	0
Port 008h			DMAC1 St	atus Register		· · · · · · · · · · · · · · · · · · ·	
Ch. 3 request pending: 0 = No 1 = Yes	Ch. 2 request pending: 0 = No 1 = Yes	Ch. 1 request pending: 0 = No 1 = Yes	Ch. 0 request pending: 0 = No 1 = Yes	Ch. 3 reached terminal count: 0 = No 1 = Yes	Ch. 2 reached terminal count: 0 = No 1 = Yes	Ch. 1 reached terminal count: 0 = No 1 = Yes	Ch. 0 reached terminal count: 0 = No 1 = Yes
Port 00Bh			DMAC1 M	ode Register			·
Mode	select:	Address count:	Auto-initialize:	Transfe	r select:	Channe	el select:
00 = Demand 01 = Single	10 = Block 11 = Cascade	0 = Increment 1 = Decrement	0 = Disable 1 = Enable	00 = Verify 01 = Mem. write	10 = Mem. read 11 = Reserved	00 = Ch. 0 01 = Ch. 1	10 = Ch. 2 11 = Ch. 3
Port 009h			DMAC1, DMA	Request Register	•		
	R	eserved: Write as	0.		Request:	Channe	l select:
					0 = Clear 1 = Set	00 = Ch. 0 01 = Ch. 1	10 = Ch. 2 11 = Ch. 3
Port 008h	and the second seco	San E 製作才型MS E	DMAC1 Com	mand Register			
DACK active sense: 0 = Low 1 = High	DRQ active sense: 0 = High 1 = Low	Extended write: 0 = Disable 1 = Enable	Rotating priority: 0 = Disable 1 = Enable	Compressed timing: 0 = Disable 1 = Enable	DMAC operation: 0 = Enable 1 = Disable	Channel 0 address hold: 0 = Disable 1 = Enable	Memory-to- memory 0 = Disable 1 = Enable
Port 00Fh			DMAC1 M	ask Register		Magazia (Magazia)	
FOILOUPII	Reserved:	Write as 0.		Channel 3: 0 = Unmasked 1 = Masked	Channel 2: 0 = Unmasked 1 = Masked	Channel 1: 0 = Unmasked 1 = Masked	Channel 0: 0 = Unmasked 1 = Masked



Page 126 Revision: 1.0

912-3000-032

■ 9004196 0001589 690 **■**

Table 4-48 DMAC2 Control and Status Bits

7	6	5	4	3	2	1	0
Port 0D0h			DMAC2 St	atus Register			
Ch. 7 request	Ch. 6 request	Ch. 5 request	Ch. 4 request	Ch. 7 reached	Ch. 6 reached	Ch. 5 reached	Ch. 4 reached
pending:	pending:	pending:	pending:	terminal count:	terminal count:	terminal count:	terminal count
0 = No	0 = No	0 = No	0 = No	0 = No	0 = No	0 = No	0 = No
1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes
Port 0D6h	रा नहीं (251) इंग्रहेश मृत्या र	<u>* 25 75548</u>	DMAC2 M	ode Register	in a manager of the state of th		niche Dick 61
Mode	select:	Address count:	Auto-initialize:	Transfe	r select:	Channe	el select:
00 = Demand	01 = Single	0 = Increment	0 = Disable	00 = Verify	10 = Mem_read	00 = Ch 4	10 = Ch. 6
10 = Block	11 = Cascade	1 = Decrement	1 = Enable	01 = Mem. write	11 = Reserved	01 = Ch. 5	11 = Ch. 7
						0.07-69(0+6866669)	
Port 0D2h			DMAC2 DMA	Request Register			
	R	eserved: Write as	0.		Request:	Channe	l Select:
					0 = Clear	00 = Ch. 4	10 = Ch. 6
					1 = Set	01 = Ch. 5	11 = Ch. 7
Port 0D0h		athrographical near tagen in	DMAC2 Corr	ımand Register		도 왕으로 있는 말	USA TURBANE AT
DACK active	DRQ active	Extended	Rotating	Compressed	DMAC	Channel 0	Memory-to-
sense:	sense:	write:	priority:	timing:	operation:	address hold:	memory:
0 = Low	0 = High	0 = Disable	0 = Disable	0 = Disable	0 = Enable	0 = Disable	0 = Disable
1 = High	1 = Low	1 = Enable	1 = Enable	1 = Enable	1 = Disable	1 = Enable	1 = Enable
i – riigii	LOW	1 - Chebic			T Bloadic		540 a ang 635 15 15 15 1
Port 0DEh			DMAC2 M	ask Register			
	Reserved:	Write as 0.		Channel 7:	Channel 6:	Channel 5:	Channel 4:
				0 = Unmasked	0 = Unmasked	0 = Unmasked	0 = Unmasked
				1 = Masked	1 = Masked	1 = Masked	1 = Masked

Table 4-49 DMA Commands

		Command Port Address			
Command	Function	DMA Channels 7-5	DMA Channels 3-0		
Set Single Mask Bits Register	Sets or clears individual mask register bits without having to do a read/modify/write of the Mask Register.	Write 0D4h: Bits [1:0] select the channel, bit 2 selects the new mask bit value.	Write 00Ah: Bits [1:0] select the channel, bit 2 selects the new mask bit value.		
Clear Mask	Unmasks all DMA channels at once.	Write any value to 0DCh.	Write any value to 00Eh.		
Reset Mode Register Readback Counter	Resets the Mode Register readback function to start at register 0. The next four Mode Register reads then return Channels 0, 1, 2, and 3 for that DMAC.	Read 0DCh (then read 0D6h four times to get the Mode Register values).	Read 00Eh (then read 00Bh four times to get the Mode Register values).		
Master Clear	Clears all values, masks all channels, just like a hardware reset.	Write any value to 0DAh.	Write any value to 00Dh.		
Clear Byte Pointer Flip-Flop	Resets the byte pointer flip-flop so that the next byte access to a word-wide DMA register is to the low byte.	Write any value to 0D8h.	Write any value to 00Ch.		
Set Byte Pointer Flip-Flop	Sets the byte pointer flip-flop so that the next byte access to a word-wide DMA register is to the high byte.	Read 0D8h.	Read 00Ch.		



912-3000-032 Revision: 1.0 Page 127

= 9004196 0001290 302 **=**

4.12.5 Timer Programming Registers

The integrated IPC provides an 8254-type timer with three channels that is register compatible with AT-type systems. The registers of this logic module are listed below. These reg-

isters are accessed directly through the I/O subsystem (no index/data method is used). Table 4-50 lists the register locations.

Table 4-50 Timer Control and Status Registers

Name		Port Address Timer				
	Function	Channel 0	Channel 1	Channel 2		
Counter Registers Access	Used to write and read the word-wide count. Writes always program the base value. Reads return either the instantaneous count value or the latched count value.	040h	041h	042h		
Counter Mode Command	Selects the operational mode for each timer counter.	Write 043h				
Counter Latch Command	Latches the count from the selected register for reading at the associated counter register access port.	Write 043h th	en read 040h, 041h	n, and/or 042h		
Readback Command	Selects whether count or status, or both, will be latched for subsequent reading at the associated counter register access port. If both are selected, status is returned first. This command can latch information from more than one counter at a time.	Write 043h then read 040h, 041h, and/or 042h				

Table 4-51 Timer Control Bits

7	6	5	4	3	2	1	0
Port 043h			Counter Mode	Command (WO)			
00 = Counter 0 01 = Counter 1	r select: 10 = Counter 2 11 = Readback command (see below)	Counter access: 00 = Counter latch command (see below) 01 = R/W LSB only 10 = R/W MSB only 11 = R/W LSB followed by MSB		only only only only 1000 = M0) Interrupt on terminal count 001 = M1) Hardware retrig. one-shot X10 = M2) Rate generator X11 = M3) Square wave generator		Count mode select: 0 = 16-bit binary 1 = 4-decade BCD	
Port 043h		THE BASE TO SEE STANDARD COME IN CO. TO SEE	Counter Latch	Command (WO)			
Counte 00 = Counter 0 01 = Counter 1	r select: 10 = Counter 2 11 = Illegal	Counter latch	command = 00	Don't care			
Port 043h		A Section of the sect	Readback C	ommand (WO)	. V - Birmalin in the couper	goverate de la Constantina della constantina del	૧ પ્રાથમિક હિલ્લા ૧૯૧૧ માટે છે.
Readback of	ommand = 11	Latch count: 0 = Yes 1 = No	Latch status: 0 = Yes 1 = No	Counter 2 select: 0 = Yes 1 = No	Counter 1 select: 0 = Yes 1 = No	Counter 0 select: 0 = Yes 1 = No	Reserved: Write as 0.
Port 043h			Status I	Byte (RO)	i i Politygi i i to u 11 i yw r ddwladd Claffe	and the second s	2 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
OUT signal status	Null count, counter con- tents valid: 0 = Yes 1 = No (being updated)		Return bits [5:0] written in Counter Mode Command (see above)				



Page 128 Revision: 1.0

912-3000-032

= 9004196 0001291 249 **==**

4.12.5.1 Shadow Registers To Support Timer

Values written to the timer are not always directly readable in the AT architecture. However, the 82C558N shadows these values as they are written so that they can be read back later through the configuration registers. The values from index 90h to 96h are valid only when a Counter Mode Command byte for the counter has been written to the timer register at I/O Port 043h. Setting bits 043h[5:4] = 11 starts the sequence.

Table 4-52	Timer Sur	port Shadow	Registers
-------------------	-----------	-------------	-----------

-				•	•						
	6	5	4	3	2	11	0				
index 90h	ndex 90h Channel 0 Low Byte										
Timer Channel 0 count low byte, A[7:0]											
Index 91h			Channel () High Byte							
		Tir	ner Channel 0 cou	ınt high byte, A[15	i:8]						
	rate NOT de la Frita e e 19 de :	ds of productive			ta Bermani-beathas	and security of the second					
Index 92h		_		1 Low Byte							
	Timer Channel 1 count low byte, A[7:0]										
Index 93h	aligia i erget agliggezari (jerri in elektrika get	ors record a library and other values.		l High Byte	ar gradungga panhara dapat in mbaha.	Table,					
IIIdex 93II		Ti-	•	i nigh byte, A[15	:-01						
	ane lagrangemest aminore	111	nei Channei i Cot	ant mgm byte, At is	oj						
Index 94h			Channel	2 Low Byte							
		т		ount low byte, A[7:	0]						
sikoritäksivisejo e		radionica Chivasa	en siska rekter erre	trasere sectories		e-Mata Static ende. C	Million theorems				
Index 95h			Channel :	2 High Byte							
		Tir	ner Channel 2 cou	ınt high byte, A[15	i:8]						
PERSONAL PROPERTY.				ag Joena et 1980.	del Azaros	PROBLEM FORES	agg party Pallactic				
Index 96h		,	Write Counter Hi	gh/Low Byte Late	ch						
Unı	used	Ch. 2 read LSB	Ch. 1 read LSB	Ch. 0 read LSB	Ch. 2 write LSB	Ch. 1 write LSB	Ch. 0 write LSB				
		toggle bit	toggle bit	toggle bit	toggle bit	toggle bit	toggle bit				



912-3000-032 Revision: 1.0 Page 129

9004196 0001292 185 📟

4.12.6 Writing/Reading I/O Port 070h

The AT architecture does not allow the readback of the NMI enable bit settings and the RTC index value written at I/O Port 070h. However, the 82C558N logic makes the NMI Enable bit setting, along with the last RTC index value written to I/O Port 070h, available for reading in its shadow register set.

4.12.6.1 RTC Index Shadow Register

This shadow register is read as a normal 82C558N configuration register: write 98h to I/O Port 022h followed immediately by an I/O read at I/O Port 024h.

4.12.7 IRQ8 Polarity

The recognition of the IRQ8 interrupt can be inverted through bit 50h[5]. In the normal AT architecture, IRQ8 is active low and driven by an open-collector output of the RTC against a pull-up resistor.

Table 4-53	RTC Index R	egister - I/O P	ort 070h (WO)			
7	6	5	4	3	2	1	0
NMI Enable:			RT	C/CMOS RAM Inc	dex	·	,
0 = Disable							

Table 4-54 RTC Index Shadow Register - Index 98h (RO)

7	6	5	4	3	2	1	0		
NMI Enable Setting	CMOS RAM Index Last Written								

Table 4-55 IRQ8 Polarity Bit - SYSCFG 50h

7	6	5	4	3	2	1	0	
SYSCFG 50h PMU Control Register 4 Defa								
Software start SMI: 0 = Clear SMI 1 = Start SMI	Reserved	IRQ8 polarity: 0 = Active low 1 = Active high	14.3MHz to 82C558N: 0 = Enable 1 = Disable	Write = 1 to start Doze Read: Doze status 0 = Counting 1 = Timed out	Ready to Resume (RO): 0 = Not in Resume 1 = Ready to Resume	PMU mode (RO): 0 = Nothing pending 1 = Suspend active (clear PMI #6)	Start Suspend (WO): 1 = Enter Suspend mode	



Page 130 Revision: 1.0 912-3000-032

-- 9004196 0001293 011 **--**

4.12.8 Fast GATEA20 and Reset Emulation

The 82C557 will intercept commands to Ports 060h and 064h so that it can emulate the keyboard controller, allowing the generation of the fast GATEA20 and fast INIT signals. The decode sequence is software transparent and requires no BIOS modifications to function. The fast GATEA20 generation sequence involves writing "D1h" to Port 064h, then writing data "02h" to Port 060h. The fast CPU "warm reset" function is generated when a Port 064h write cycle with data "FEh" is decoded. A write to Port 064h with data "D0h" will enable the status of GATEA20 (bit 1 of Port 060h) and the warm reset (bit 0 of Port 060h) to be readable.

If keyboard emulation has been disabled (PCIDV1 41h[4] = 1), the 82C558N will still intercept reset and GATEA20 commands to Port 092h and generate INIT to the CPU. However, the 82C558N has to be programmed to accept the KBRST# and KBA20M signals from the keyboard controller to generate INIT and A20M# to the CPU because it will not intercept Port 060/064h commands. Figure 4-38 shows the connectivity when keyboard emulation has been disabled.

2

Figure 4-38 Connections with Keyboard Emulation Disabled




Table 4-56 Keyboard Emulation Disable Bit

6

5

7

				·			<u> </u>	
PCIDV1 40h			PCI IRQ Sel	ect Register			Default = 00h	
P2IR0 Works with P2I		Selects which II	P1IRQ[2:0]: RQ signal is generated when PCI Se			P0IRQ[2:0]: Selects which IRQ signal is generated when I		
which IRQ sign when PCI into PCIRQ2# has t Refer to P3IRQ[al is generated errupt request been triggered:	interrupt reque	st PCIRQ1# has b b P3IRQ[2:0] for de	een triggered:				
PCIDV1 41h							Default = 00	
RDKBDPRT (RO):	WRKBDPRT (RO):	IMMINIT: Generate INIT	KBDEMU: Keyboard			s generated when PCI	P2IRQ[2]: Works with	
Keyboard con- troller has	Keyboard con- troller has	immediately on FEh Command.	emulation 0 = Enable	000 =	Disabled	# has been triggered: 100 = IRQ11	P2IRQ[1:0] to select which	
received Com- mand D0h and has not	received Com- mand D1h and has not	0 = Generate INIT immedi- ately on FEh	1 = Disable		IRQ5 IRQ9 IRQ10	101 = IRQ12 110 = IRQ14 111 = IRQ15	IRQ signal is generated when PCI inter	
received the fol- lowing 60h	received the fol- lowing 60h			· · · ·		,,,	rupt request PCIRQ2# has	
read.	write.	before INIT for keyboard reset					been triggered	

3

OPTi

912-3000-032 Revision: 1.0

Page 131

4.13 Integrated Local Bus Enhanced IDE Interface

Enhanced IDE support through the local bus is available on the 82C558N as a register programmable option. The proven OPTi 82C611 core logic is used to incorporate this option. Drivers used to control the 82C611 device can be used with the 82C558N. Refer to the documentation on the 82C611 controller for special register programming information. Note, however, that the write posting and read prefetching features of the separate 82C611 are not supported by the 82C558N.

4.13.1 Hardware Considerations

Local bus IDE support requires seven pins. Six of the signals are shared signals that also go to their active state (from the perspective of the IDE) during non-IDE cycles. Therefore, these signals must be qualified by DBE#; they cannot be connected directly to the IDE interface. The signals are defined as follows:

- HDRD#, Drive Read Provides the read strobe signal for the IDE drive; also switches the data buffer direction toward the SD bus during read cycles. The 82C558N drives HDRD# on the SA4 line.
- HDWR#, Drive Write Provides the write strobe signal for the IDE drive. The 82C558N drives DWR# on the SA3 line.
- HDA[2:0], Drive Address Lines 2:0 Provided directly from the 82C558N SA[2:0] signals.
- HDCS1#, Drive Chip Select Provides a stable version of SA9 for decoding. The 82C558N drives HDCS1# on the SA5 line.
- DBE#, Drive Buffer Enable Enables the buffer for control lines HDRD#, HDWR#, HDCS1#, and HDA[2:0] to the IDE drive, as well as the data bus buffers.

The HDRD# and HDWR# signals and the other control signals are separated from the standard ISA bus I/O control signals to avoid the incompatibility that can occur when signals such as IOR# and IOW# are "short pulsed" as they would be for an IDE cycle. Short pulses on these lines can cause incorrect operation on some slower ISA peripheral devices, even if the read and write is not intended for those devices.

4.13.2 Performance and Power

Enhanced IDE uses the SD bus for its data transfers, but does not have to use slow ISA bus transfers because of its dedicated HDRD#, HDWR#, and DBE# signals. Essentially, the local bus IDE controller can run extremely short ISA-type cycles because all timing aspects of the cycle are directly programmable to meet the capabilities of the drive being used.

The Viper-N Chipset implementation of local bus IDE is designed to save power. The buffers to/from the IDE are tristated between cycles. Therefore, no power is wasted toggling the IDE data lines when the IDE is not in use.

An innovative method is used to handle Port 3F7h[7] from the external floppy controller. Bit 7 from the FDC must be attached to bits [6:0] from the IDE controller whenever an I/O read of Port 3F7h takes place, and normally requires a separate IDED7 line from the IDE. Two separate cycles occur whenever the an I/O read from Port 3F7h takes place. First, the local bus IDE cycle is run using HDRD# and DBE#. Then an ISA bus I/O cycle is run. When the Chipset returns a value to the CPU, it provides bits [6:0] read from the IDE and bit 7 from the ISA bus.

4.13.3 Signal Connection

The various ISA bus signals that are used for IDE command and chip select lines are signals that would normally require qualification by other signals; toggled by themselves, they should not cause any action or conflicts on the ISA bus.

4.13.4 Programming

The IDE interface is programmed through the bits shown in Table 4-57. Once set, the interface is enabled by writing SYSCFG ACh[3] = 1. Bit 3 defaults to 0 at power-up.



Page 132

Revision: 1.0

912-3000-032

9004196 0001295 994 🖿

Table 4-57 IDE Interface Control

7	6	5	4	3	2	1	0
SYSCFG ACh			IDE Interface Co	nfiguration Regis	ter		Default = 00h
00 = F 01 = 3 10 = 2	LCLK frequency: IDE command pulse duration 00 = Rsrvd 00 = 600ns 01 = 33 MHz 01 = 383ns 10 = 25MHz 10 = 240ns 11 = 16MHz 11 = 180ns		600ns 383ns 240ns	IDE interface enable: 0 = Disable 1 = Enable	IDE port address select: 0 = 1F0-7h, 3F6-7h 1 = 170-7h, 376-7h	3F7h[6:0] source: 0 = Local IDE 1 = ISA bus	IDE clock source: 0 = OSC 1 = LCLK

Notes: IDE Clock Source: The IDE controller needs a clock to generate the signals. This timing information may be derived from the OSC input to the 82C558N or the LCLK input. If set to 1, bits 7 and 6 specify LCLK frequency.

LCLK Frequency Bits, SYSCFG ACh[7:6]: The IDE controller uses this value to precisely calculate signal timing.

IDE Interface Enable Bit, SYSCFG ACh[3]: When this bit is set, the integrated IDE controller generates the control signals for the IDE interface on the SA[5:0] lines. When disabled, the 82C558N passes the IDE cycles to the ISA bus if the cycles were not already claimed on the PCI bus.

Port 3F7h Decode Disable Bit, SYSCFG ACh[1]: Prevents Port 3F7h reads from being combined with IDE controller reads in situations where this arrangement causes problems. When ACh[1] = 0, Port 3F7h[7] comes from the ISA bus; Port 3F7h[6:0] (or Port 377h[6:0] if bit 2 = 1) comes from local bus IDE. When ACh[1] = 1, Port 3F7h[7:0] comes from the ISA bus.

The setting in SYSCFG ACh[7:4] will select cycle timings according to the following scheme.

Table 4-58 Automatic Cycle Settings Available through SYSCGF ACh[7:4]

SYSCFG ACh[7:4]	Expected Input Clock Frequency (MHz)	Setup Time (Clocks)	Command Pulse (Clocks)	Recovery Time (Clocks)	Maximum Cycle Time (Clocks)
0100	33	3	6	11	20
0101		2	5	6	13
0110		2	4	2	8
0111]	1	3	2	6
8-bit]		10	9	20
1000	25	2	5	8	15
1001		2	4	4	10
1010		1	3	2	6
1011		1	2	2	5
8-bit			8	6	15
1100	16	2	3	5	10
1101		1	3	3	7
1110	1	1	2	2	5
1111]	1	2	2	5
8-bit	1		5	4	10



912-3000-032 Revision: 1.0 Page 133

9 9004196 0001296 820

4.13.4.1 Precise Programming Method (Enhanced)

More precise control of IDE operation is available by using the "611" register set, so called because it is register-compatible with the register set used in OPTi's 82C611 stand-alone

local bus IDE controller. This register set is hidden behind the IDE drive I/O ports and is not normally accessible.

7	6	5	4	3	2	1	0
Port 1F0h/170h	<u> </u>	<u> </u>	Read Cycle 1	Timing Register			
	Read pu	lse width:			Read reco	overy time:	
	ten to these bits, p n for a read from the		•	The value written to these bits, plus two, determines the minimum time allowed between the end of DRD# and the start of the next IDE chip select (HDCS[1:0]#, derived from TC).*			
Port 1F1h/171h		eg til menneg skille er	Write Cycle 1	Timing Register		The second secon	ing at a little war in
	Write pu	se width:		1	Write reco	overy time:	
widi	en to these bits, p th for a write to the			The value written to these bits, plus two, determines the minimum time allowed between the end of DWR# and the start of the next IDE chip select (HDCS[1:0]#, derived from TC).*			
Port 1F2h/172h	. Character of the control of the co		ID Regi	ster (WO)			
82C611 regi	ister access:		Rese	erved:		iD	bits:
0X = Enable 10 = Two 1F1/171h reads to enable (default) 11 = Permanently disable			Write	ite as 0. These bits must alway as 11.			•
Port 1F3h/173h	. S.S.A. Lifebberhillericht	Charles Children in Children	Control	Register 1	a i i i i i i i i i i i i i i i i i i i	K ara karan da k	Andrew States (1988) (1994) (1
Timing register		Reserved:		Drive 1 timing	Drive 0 timing	Reserved:	IDE operation:
value select:		Write as 0.		select:	select:	Write as 0.	0 = Disable
0 = Basic 1 = Enhanced				Basic 0 = ACh[5:4] 1 = Timing 0 Enhanced 0 = Timing 1 1 = Timing 0	Basic 0 = ACh[5:4] 1 = Timing 0 Enhanced 0 = Timing 1 1 = Timing 0		1 = Enable
	Karamatan da kacamatan da kacama Kacamatan da kacamatan da kacama		Section of the sectio	Special Control			
Port 1F5h/175h			Status Re	egister (RO)			
ISA 3F7h[7] status	Returns 00 on	number: present silicon sion.	IRQ14 status	SYSCFG AC	h[5:4] setting	SYSCFG AC	th[7:6] setting
	強いけんがはは対点に対力		i inka um ragido idangi	MPER DAVIDERUS			
Port 1F6h/176h			Status Re	egister (RO)			
Secondary setup and hold timing register	Reserved: Address s Write as 0. The value write		setup time: itten, plus one, ress setup time.*	n, plus one, The value written, plus two,		Timing register load select: 0 = Timing 0 1 = Timing 1	

^{*} The value indicates the width in terms of FBCLKIN cycles.



Page 134 Revision: 1.0 912-3000-032

9004196 0001297 767 **1**

4.13.4.1.1 Timing 0 and Timing 1

The 611 register set supports two separate IDE drives on a single cable with independent timing requirements. Application software writes Port 1F6h[4] or 176h[4] to select between Drive 0 and 1 on the cable. The 611 core tracks writes to this I/O port and switches its timing. The correspondence is **not** necessarily direct, however, between Drive 0 and Timing 0, for example. Each drive can select its timing from two sources, which are themselves selectable according to Port 1F3/173h[7].

"Basic" choices when Port 1F3/173h[7] = 0:

- 1. The "easy method" timings from SYSCFG ACh[7:4].
- 2. Timing 0.

"Enhanced" choices when Port 1F3/173h[7] = 1:

- 1. Timing 1
- 2. Timing 0.

The basic or enhanced timing choices are made as follows. Internal to the 82C558N, there is a single 611 register set. The 611 registers are available only when enabled through a special unlocking procedure. Timing choices are made according to Table 4-60 and Table 4-61 through Ports 1F3/173h[3:2] for Drives 0 and 1, respectively. Once all programming is complete, the 611 register set again becomes hidden. From then on, accesses to the IDE Port 1F6/176h[4] are tracked to determine the timing to use.

4.13.4.1.2 Subset Registers for Timing 0 and 1

Within the single 611 register set, there are two subsets of registers to program the read pulse width, write pulse width,

read recovery time, and write recovery time separately for Timing 0 and Timing 1. The register set loaded by writing to 1F0/1h or 170/1h is selected by 1F6/176h[0]. Setting this bit to 0 allows writes to 1F0/1h or 170/1h to program Timing 0; setting the bit to 1 allows programming of Timing 1.

4.13.4.1.3 Step-by-Step Programming Procedure

Each phase of 611 programming is described below. Before accessing the 611 register set, the basic interface must be set up as follows.

- Enable the external IDE controller interface by setting SYSCFG ACh[3] = 1.
- Select the I/O range to be used through SYSCFG ACh[2]. For the purposes of this example, SYSCFG ACh[2] is set to 0 to select the 1F0-7h and 3F6-7h range. If the 170-7h and 376-7h range is selected instead, use the x7x port instead of the xFx port for each of the following steps.
- Use SYSCFG ACh[1] to select whether 3F7h accesses will be directed to the IDE drive. If enabled, only bits [6:0] will come from the local bus IDE interface; bit 7 always comes from the ISA bus because it belongs to the floppy disk controller (if present).

The basic IDE interface is now available. SYSCFG ACh[7:4] can be used to select the fixed timings listed above. If these fixed timings are sufficient, there is no need to use the 611 register set.

Table 4-60 Operation with Primary I/O Range Selected

SYSCFG ACh[2]	I/O Range	SA7 Value	IDE Drive Setting (IDE Head/Drive Select Register)	Drive Selected	Timing Selected by Hidden 611 Register
0	Primary	1	1F6h[4] = 0	0	1F3h[2]
	1F0-7h, 3F6-7h		1F6h[4] = 1	1	1F3h[3]

Table 4-61 Operation with Secondary I/O Range Selected

SYSCFG ACh[2]	I/O Range	SA7 Value	IDE Drive Setting (IDE Head/Drive Select Register)	Drive Selected	Timing Selected by Hidden 611 Register
1	Secondary	0	176h[4] = 0	0	173h[2]
	170-7h, 376-7h		176h[4] = 1	1	173h[3]

OPTi

912-3000-032

Revision: 1.0

Page 135

🚃 9004196 0001298 6T3 📟

4.13.4.1.4 Enabling Access to 611 Register Set

The 611 register set must be enabled through a very specific procedure.

- Perform a word read of 1F1h two times. This operation makes the 611 register set accessible for the next I/O operation.
- Write 00000011b (03h) to Port 1F2h. This programming keeps the 611 registers accessible indefinitely.

The 611 register set is now accessible. No IDE operation can take place as long as the register set access is enabled.

4.13.4.1.5 Setting Up Enhanced 611 Timing

Once the 611 register set is unlocked, Timing 0 and Timing 1 can be programmed.

- 1. Write 1F6h[0] = 0 to be able to program Timing 0.
- Program the upper and lower nibbles of 1F0h and 1F1h with the correct values for Timing 0. The read and write pulse widths can be independently programmed to be as short as one clock, while the recovery time for these cycles can be as short as two clocks.
- 3. Write 1F6h[0] = 1 to be able to program Timing 1.
- Program 1F0h and 1F1h with the correct values for Timing 1.
- Write 1F6h[5:1] set to select the required address setup time and IOCHRDY recovery time. These values apply to both Timing 0 and Timing 1. Bit 0 can be left in any state.

The timing sets are now programmed. The next step is to assign one of the timing sets to each drive.

4.13.4.1.6 Associating Timing with Each Drive

Port 1F3h selects timing options for the drives, and is the last step necessary before "hiding" the 611 register set and enabling 611 operation. Prepare a programming byte in which:

- Bit 7 = 1 to enable enhanced timing, thus allowing both drives to select between the precise timing sets Timing 0 and Timing 1.
- Bit 2 selects Timing 0 or Timing 1 for Drive 0, and bit 3 does the same for Drive 1.
- Bit 0 = 1 to enable all of the programming established to this point.

Set all other bits to 0, and write this value to 1F3h.

4.13.4.1.7 Enabling IDE Operation and Hiding 611 Register Set

The 611 register set must be hidden from standard access before IDE operation can begin. Two options are available.

- Write 1F2h with 11000011b (C3h) to disable 611 register access and fully enable IDE operation, and also prevent any future access to the 611 register set until the next hardware reset.
- Write 1F2h with 10000011b (83h) to disable 611 register access and fully enable IDE operation, but leave open the future possibility of accessing the 611 register set by restarting this whole procedure.

Application software can now control the drive selection and the timing with which it will be accessed through Port 1F6h[4].



Page 136

Revision: 1.0

912-3000-032

■ 9004196 0001299 53T **■**

4.14 Power Management

The synergistic incorporation of power management and system control features with the standard AT-subsystem controller of the 82C558N results in a compact design that handles multiple tasks with a simple, common interface. The power management unit (PMU) of the 82C558N is based on the implementation in the 82C465MV and is designed to be register compatible for easy upgrading. The following subsections detail the operation of the PMU.

- The power management interrupt (PMI) scheme provides system management code with a quick means of identifying and handling events that affect power control and consumption.
- Recognizes 33 separate PMI events. Within these events, many sub-events are also unidentifiable for a high degree of power management monitoring intelligence.
- Eleven of the PMI events have individual timers to indicate inactivity time-out situations.
- Eight external inputs are available for monitoring asynchronous system events. These are in addition to the ISA-compatible IRQ lines that can also be monitored as power management events.
- PMI generation on access allows SMI code to intercept status queries to powered down devices that do not actually need to be restarted simply to return an "idle" status.
- An activity tracking register of ten events allows SMI or non-SMI applications a means of determining whether

- activity has occurred since the last time the register was checked. Polling of I/O activity can then be used instead of multiple SMIs for less significant events.
- Memory watchdog monitoring allows accesses to memory ranges (specified as programmed) to cause an SMI. ISA bus memory devices that are not being accessed can be programmed to cause a time-out SMI so that unused peripherals can be powered down.
- Supports system-level low power Suspend, low power Suspend with zero volt CPU Suspend, or total system zero volt Suspend.
- 16 peripheral power control pins provide exceptional flexibility in peripheral device control.
- Real-time clock (RTC) alarm or modem ring can wake-up the system from the low power Suspend mode.
- Suspend current leakage control ensures that negligible power will be consumed in Suspend mode without additional external buffering.

4.14.1 Power Management Unit (PMU)

The 82C558N provides a large amount of programmable logic for managing system power control on the most precise of levels. The basic concepts of the 82C558N power management scheme involve activity monitoring through time-outs and events. These concepts are illustrated in Figure 4-39 and described in detail in the following sections.




Figure 4-39 Activity Monitoring Block Diagram

OPTi

912-3000-032 Revision: 1.0 Page 137

9004196 0001300 081 📟

4.14.1.1 Activity Monitoring

Activity monitoring is based on time-outs of countdown timers, the events that can be enabled to reload the timers and forestall a time-out, and the system management interrupts that can be generated in either case.

4.14.1.1.1 Timers

The thirteen 82C558N timer registers all have _TIMER appended to their name.

The IDLE_TIMER times long periods of inactivity across all selected system peripherals to determine when a full power-down, called "Suspend" mode, is appropriate.

The DOZE_TIMER times short inactivity intervals (between keystrokes, for example) to put the system in an intermediate power-saving state called "Doze" mode.

The R_TIMER generates a periodic interrupt to allow system management code to poll for activity.

Ten other timers are available to monitor activity on specific peripheral devices so that system management software can shut each one down individually when possible while the rest of the system continues to operate.

Simply loading the timer with a countdown value presets the timers. Then the next access or interrupt event starts them counting down. A "dummy" access is needed in most cases to start the timer counting.

As each timer is clocked by its programmed source, it counts down to a time-out (zero) which generates a power management interrupt (PMI). The time-out PMI can, in turn, be enabled to generate an SMI (system management interrupt) on the SMI line that goes from the 82C558N to the CPU to trigger it into System Management Mode (SMM).

4.14.1.1.2 Events

Each timer has one or more events that can reload it with its original value, holding off the time-out. The events can be:

- Access Events
 - Those that are caused by CPU access to a certain I/O and or memory range associated with that timer.

- Internal Events
 - Triggered by ISA bus IRQ events or special external power management inputs (EPMIs).

All events can be enabled individually to generate a PMI; access events generate separately numbered PMIs, while interrupt events are combined into a single PMI (PMI#6).

As opposed to time-out caused PMIs, event PMIs can be enabled to:

- Reload the timer(s) and, if needed, restore the system clocks speed
- · Generate an SMI
- · Do both

Because of the flexibility of the 82C558N's power management logic, the interaction among these mechanisms can become complex. It is important to bear in mind the basic goal of the logic in order to deal with it effectively.

4.14.1.1.3 Timer Clock Sources

The 82C558N's logic implements thirteen distinct timer circuits. Each timer has a clock source associated with it. For all but the DOZE_TIMER, these are named SQW0, SQW1, SQW2, or SQW3; the DOZE_TIMER circuit works differently than the rest and is described separately in the Section 4.14.2.2, "Doze Mode", of this document. Table 4-63 shows the frequencies that can be applied to the rest of the _TIMER counters.

The SQW3 through SQW0 timings are based on the SQWIN input to the 82C558N's logic, which is a 32kHz clock input to the 82C558N. SYSCFG 40h[2] (as shown in Table 4-62) provides a secondary range of time intervals and applies globally to all SQW3 through SQW0 selections.

Table 4-63 lists the range of time-out delays that can be achieved by selecting each SQWx + SYSCFG 40h[6] combination. The register bit locations for each timer are shown in Table 4-64. The timer source is selected by bit combinations:

00 = SQW0, 01 = SQW1, 10 = SQW2, 11 = SQW3

Table 4-62 Timer Control Bits

7	6	5	4	3	2	1	0			
SYSCFG 40h		PMU Control Register 1								
Reserved	Global timer divide:	LLOWBAT polarity:	LOWBAT polarity:	Reserved	EPMI1# polarity:	EPMI0# polarity:	Reserved			
	0 = +1 1 = +4	0 = Active high 1 = Active low	0 = Active high 1 = Active low		0 = Active high 1 = Active low	0 = Active high 1 = Active low				



Page 138

Revision: 1.0 912-3000-032

9004196 0001301 T18 🖿

Table 4-63 Time Interval Choices Applicable to _TIMER Settings

		SYSCFG 40	h[6] = 0: No Base	Clock Divisor	SYSCFG 40h[6] = 1: Divide Base Clock by 4			
Choice	Bits	Frequency	Decrement Timer Every:	Maximum Delay	Frequency	Decrement Timer Every:	Maximum Delay	
SQW0	00	32768Hz	30.5µs	7.81ms	8.192kHz	0.122ms	31.25ms	
SQW1	01	512Hz	1.95ms	0.5s	128Hz	7.8ms	2s	
SQW2	10	16Hz	62.5ms	16s	4Hz	0.25s	64s	
SQW3	11	0.5Hz	2s	8.5 min.	0.125Hz	8s	34 min.	

Table 4-64 Timer Clock Source Selection Registers

7	6	5	4	3	2	1	0		
SYSCFG 42h		Clock Source Register 1 Default = 00h							
Clock source fo	r GNR1_TIMER	Clock source for	or KBD_TIMER	Clock source f	or DSK_TIMER	Clock source	for LCD_TIMER		
SYSCFG B2h		g vilkus 1904 in Literatus (1919)	Clock Sour	ce Register 2	i i i i i i i i i i i i i i i i i i i	Default = 00h			
Clock source for	or HDU_TIMER	Clock source fo	r COM2_TIMER	Clock source fo	or COM1_TIMER	Clock source for	or GNR2_TIMER		
		ror Chicas Asiakis			somethic substitute of the sub				
SYSCFG 68h			Clock Sour	ce Register 3		Default = 00h			
R_TIMER clock source		IDLE_TIMER	clock source	00 = 8ms 01 = 32ms	10 = 128ms 10 = 30µs 11 = 30µs d if BEh[0] = 1.	PPWR[1:0] auto-toggle on entry and exit from Suspend: 0 = Disable 1 = Enable			
Salision all Salis		as in the property of					engara awaganga nya		
SYSCFG E6h			Clock Sour	ce Register 4			Default = 70h		
ulation (For nor mode, ther 00 = 01 = 32KH 10 = 4	r STPCLK# mod- mal mode, Doze mal mgmt): 4KHz 4z (Default) 50KHz	GNR4_ ACCESS: 0 = DOZE_0 1 = DOZE_1	GNR3_ ACCESS: 0 = DOZE_0 1 = DOZE_1	Clock source for GNR4_TIMER		Clock source for GNR3_TIMER			

4.14.1.1.4 Time-Out Count and Time-Out SMI

The timer source registers listed in Table 4-65 are used to load the initial time-out count. The following rules apply.

- A time-out count of five or greater indicates the countdown value. Time-out count values 1-4 should not be used: since the logic can take up to four clocks to reload a timeout count value, an invalid time-out could occur in the meantime.
- · Writing a time-out count of 0 disables the timer.
- A dummy access in the appropriate address range for that timer triggers counting. From then on, additional accesses will reload the timer with its initial value and forestall a time-out.

 Reading the timer value will return only the value initially written, not the current count (except for R_TIMER, which does return the current count).

When a time-out occurs, it can do only one thing: trigger an SMI. Registers listed under the "Enabling of Events to Generate SMI" heading of the "System Management Interrupt" section enable each time-out event individually to cause an SMI.

Note that the DOZE_TIMER Register (SYSCFG 41h) is the time count bits for the DOZE_TIMER and monitors selected IRQs and EPMIs. Unlike the other timer registers, the DOZE_TIMER uses its own time base selected through SYSCFG 41h[7:5]. A time-out generates PMI#27.



912-3000-032

Revision: 1.0

Page 139

💻 9004196 0001302 954 ⊏

Table 4-65	Timer Sour	ce Registers
-------------------	------------	--------------

	Timer Sourc	o registers					
7	6	5	4	3	2	1	0
SYSCFG 44h			LCD Tin	ner Register	<u> </u>		Default = 00h
	Time co	ount byte for LCD_	TIMER - monitors	S LCD_ACCESS.	Time-out generate	s PMI#8.	
SYSCFG 45h		<u> 18</u>	DSK_TIN	IER Register		granden statut en 195	Default = 00h
	Time co	ount byte for DSK_	TIMER - monitor	DSK_ACCESS.	Time-out generate	s PMI#9.	
SYSCFG 46h			KBD_TIN	IER Register		San Charles San San	Default = 001
g jing kresi ⁿ g kreeks dir. I	Time co	unt byte for KBD_	TIMER - monitors	KBD_ACCESS. T	ime-out generate:	s PMI#10.	
SYSCFG B4h		registatus ivali.	HDU_TIN	IER Register	<u> </u>	5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Default = 00h
The same of the sa	Time cou	unt byte for HDU_	ΓIMER - monitors	HDU_ACCESS. T	ime-out generate	s PMI#19.	
SYSCFG B5h	m international property	. i maka mijada hili maka shashii	COM1_TI	MER Register	y samanta a a sa a la a a giri na na a giri	Karala IIV II. (1991)	Default = 00h
N. A. Calabara	Time coun	t byte for COM1_	FIMER - monitors	COM1_ACCESS.	Time-out generat	es PMI#17.	
SYSCFG B6h		one y in the in the	COM2_TI	MER Register	in is stated by specific	40 00 <u>11 N 12 N</u>	Default = 00h
			ΓIMER - monitors	COM2_ACCESS.	Time-out generat	es PMI#18.	
SYSCFG 47h	र. वेश्वरीक्षणसम्बद्धिक स्वे	mienim sada ja ji suu assi	GNR1 TI	MER Register	The second of STARS	ers nå lætt arbeit http://	Default = 00h
	Time cour	nt byte for GNR1_	TIMER - monitors	GNR1_ACCESS.		es PMI#11.	
SYSCFG B7h	des, Malliana de la calesca de la	s wellengleyer rak gri <u>lêş.</u> .		MER Register	Tarib saabarda (j. 1	A STATE OF S	Default = 00h
				GNR2_ACCESS.	Time-out generate	es PMI#16.	
SYSCFG 4Fh	PARTIE LA CARRAGA LA CARRAGA C	er fyldir y fil y Restryaar o'i o on		IER Register	and the second second second	general de la companya de la company	Default = 00h
	Time count by		R - monitors sele	cted IRQs and EP	Mls. Time-out gen	erates PMI#4.	
SYSCFG 69h	geanne dealings (1973) and	Sent (2007) Beautiff Heine Stade (4000) Se	R_TIME	R Register	egan i Sulli marinna i Simbaga gaza	Michael Blech III e maka	Default = 00h
1.6				count after a non-z			_
		ier registers, a rea		er returns the curre	ent count. Time-o	ut generates PM#	5. Augus sa dalah babah
SYSCFG 41h	11487		DOZE_TIM	ER Register 2			Default = 00h
DO	ZE_0 time-out sel 000 = 2ms	lect:	1	node STPCLK# mo modulated by BCL		ACCESS events reset	Doze control select:
	000 = 2ms		(01.00.0.	E6h[7:6]):		doze mode:	0 = Hardware
	010 = 8ms		000 = No	Modulation (STPC	LK# = 1)	0 = Disable	1 = Software
	011 = 32ms		001 = ST	PCLK# t _{hi} = 0.75 *	16 BCLKs	1 = Enable	-
	100 = 128ms		010 = ST	PCLK# thi = 0.5 * 1	6 BCLKs		
	101 = 512ms		011 = ST	PCLK# thi = 0.25 *	16 BCLKs		
	110 = 2s		100 = ST	PCLK# thi = 0.125	* 16 BCLKs		
	111 = 8s			PCLK# thi = 0.0625			
Time-	out generates PN	/II#27.		PCLK# thi = 0.0312			
Mathabana na 190 na mathair a 191 na t-	NA COLLA STEEL MANAGEMENT OF THE STATE OF TH			PCLK# t _{hi} = 0.0156			
SYSCFG E7h			GNR3_TIN	IER Register		4.5 (1876)7 (Default = 00h
	Time coun	t byte for GNR3_1		GNR3_ACCESS.	Time-out generate	es PMI#29.	
SYSCFG E8h		Section 1965 (1965)	GNR4 TIN	MER Register			Default = 00h
	Time coun	t byte for GNR4_1	_	_	Time-out generate	es PMI#30.	



Page 140 Revision: 1.0 912-3000-032

■ 9004196 0001303 890 **■**

4.14.1.1.5 ACCESS Events

CPU memory and I/O instructions to peripheral devices cause power management events known as ACCESS events.

- Most ACCESS events generate an access PMI directly, which in turn can be enabled to activate the SMI input to the CPU so that the event can be serviced.
- These same events can be programmed to reload an associated countdown timer, thus preventing a time-out PMI from occurring.
- Still other ACCESS events can only cause a timer reload, and cannot directly generate an SMI.

Table 4-66 lists all of the ACCESS events, how the ACCESS can reload its associated timer and reload the IDLE_TIMER.

Note that enabled ACCESS events, except for the GNR and GPCS events, can be globally enabled to reload the DOZE_TIMER by setting SYSCFG 41h[1] = 1. Refer to the "Doze Mode" section for details.

4.14.1.1.6 Serial (COMx) and Parallel Port (LPT) Access

Accesses to the LPT1, LPT2, and LPT3 I/O range group can be programmed to reload the IDLE_TIMER. For a greater degree of control, COM1 and COM2 can individually be enabled to cause COM1_ACCESS or COM2_ACCESS, reload the COM1_TIMER or COM2_TIMER, and reload the IDLE_TIMER.

Table 4-66 ACCESS Events and their Enabling Bit Locations

ACCESS Mnemonic	Monitored Range	ACCESS PMI#	Enable SMI on Current Access	Enable SMI on Next Access	Enable Reload of IDLE_ TIMER
LPT	Reads/writes in I/O address ranges 378-Fh, 278-Fh, and 3B8-Fh (LPT1, 2, and 3)				4Eh[5]
COM1	Reads/writes in I/O address range 3F8-Fh.	21	DEh[5]	DBh[1]	BEh[4]
COM2	Reads/writes in I/O address range 2F8-Fh.	22	DEh[6]	DBh[2]	BEh[5]
DSK	FDD accesses to I/O Port 3F5h and/or HDD accesses to 1F0-1F7h+3F6h. Bits 57h[5:4] determine which ranges apply.	13	DEh[1]	5Bh[1]	4Eh[1]
KBD	Reads/writes to I/O ports 060h and 064h.	14	DEh[2]	5Bh[2]	4Eh[2]
LCD	Reads/writes in memory address range A0000-BFFFFh and/or I/O address range 3B0-3DFh. Bits 43h[7:6] and 5Fh[7:6]. determine which ranges apply.	12	DEh[0]	5Bh[0]	4Eh[0]
HDU	HDU accesses in the integrated IDE controller range: 1F0-7h + 3F6h (primary) or 170-7h + 376h (secondary). Bit ACh[2] determines which addresses apply.	23	DEh[7]	DBh[3]	BEh[2]
GPCS0	Defined in 4Ah[7:0], 4Bh[7:0], BFh[4,0]				4Eh[6]
GPCS1	Defined in 4Ch[7:0], 4Dh[7:0], BFh[5,1]				4Eh[7]
GPCS2	Defined in BCh[7:0], BDh[7:0], BFh[6,2]				BEh[6]
GPCS3	Defined in BAh[7:0], BBh[7:0], BFh[7,3]				BEh[7]
GNR1	Defined in bits 70h[7:0], 71h[7:0], 72h[7:0], 48h[7:0], 49h[7:0], and AEh[4,2,0]	15	DEh[3]	5Bh[3]	4Eh[3]
GNR2	Defined in bits 73h[7:0], 74h[7:0], 75h[7:0], B8h[7:0], B9h[7:0], and AEh[5,3,1]	20	DEh[4]	DBh[0]	BEh[3]
GNR3	Defined in bits E1h[7:0], E2h[7:0], and E5h[4,2,0]	31	E9h[1]	E9h[0]	4Eh[4]
GNR4	Defined in bits E3h[7:0], E4h[7:0], and E5h[5,3,1]	32	E9h[3]	E9h[2]	BEh[1]

OPTi

912-3000-032 Revision: 1.0 Page 141

9004196 0001304 727 **1**

4.14.1.1.7 ISA Bus Floppy and Hard Drive Access

DSK_ACCESS can come from either or both of two separate access types. If enabled, the DSK_ACCESS reloads the DSK_TIMER and the IDLE_TIMER as well, if desired.

- Floppy accesses to generate DSK_ACCESS if SYSCFG 57h[5] = 0. The range of addresses that are to be monitored are determined by SYSCFG D6h[7].
- Hard disk accesses to 1F0-1F7h and 3F6h generate DSK_ACCESS if SYSCFG 57h[4] = 0. Both ISA bus IDE accesses and VL bus IDE accesses will generate the access event.

Two separate and independent hard disk drives can be managed if the primary drive is on the ISA bus or VL bus and the secondary drive is managed by the integrated IDE controller. Refer to the HDU_ACCESS event regarding access events from the integrated local bus IDE controller.

4.14.1.2 Integrated Controller Hard Drive Access

Accesses to the integrated hard disk controller, in the primary range 1F0-1F7h and 3F6h or the secondary range 170-177h and 377h can cause HDU ACCESS, reload the

HDU_TIMER, and reload the IDLE_TIMER. SYSCFG ACh[2] determines which addresses apply.

HDU_ACCESS is based solely on the decoding for the internal IDE controller. It is independent of the DSK_ACCESS decoding. Therefore, SYSCFG 57h[4] does not affect HDU_ACCESS. DSK_ACCESS can continue to monitor both floppy disk and primary external hard disk accesses if desired.

4.14.1.2.1 Keyboard Access

Keyboard accesses to I/O Ports 060h and 064h can cause KBD_ACCESS, reload the KBD_TIMER, and reload the IDLE_TIMER.

4.14.1.2.2 LCD Controller Access

Video controller accesses are to I/O Ports 3B0-3DFh and to memory locations A0000-BFFFFh if not masked by SYSCFG 43h[7:6].

The enabled accesses cause LCD_ACCESS, reload the LCD_TIMER, and reload the IDLE_TIMER if not masked in SYSCFG 5Fh[7:6].

Table 4-67 PMU Control Registers

		3					
7	6	5	4	3	2	1	0
SYSCFG 43h			PMU Control Register 3				
LCD_ACCESS includes I/O range 3B0h- 3DFh: 0 = Yes 1 = No	LCD_ACCESS includes mem- ory A0000- BFFFFh: 0 = Yes 1 = No	is generated eac	mple rate: (A PMI th time LOWBAT ed active.) 10 = 128s 11 = Rsrvd	Reserved			
SYSCFG 57h	and the second s	N 15	PMU Contr	ol Register 5	The second control of the matters.	and the Marketine of the Control of the	Default = 00h
Reserved	INTRGRP generates PMI#6: 0 = Disable 1 = Enable	DSK_ACCESS includes FDD: 0 = Yes 1 = No	DSK_ACCESS includes HDD 0 = Yes 1 = No	Reserved			
SYSCFG D6h		Geographical security	PMU Contro	ol Register 10			Default = 00h
DSK_ACCESS: 0 = 3F5h only 1 = All FDC Ports (3F2,4,5,7h, & 372,4,5,7h)	DMA trap PMI#28 SMI: 0 = Disable 1 = Enable	DMAC1 byte pointer flip-flop (RO): 0 = Cleared 1 = Set	APM doze exit PMI#35: 0 = Disable 1 = Enable	SBHE# status trap (RO)	I/O port access trapped (RO): 0 = I/O read 1 = I/O write	Access trap bit A9 (RO)	Access trap bit A8 (RO)
SYSCFG 5Fh		en en service de la companya de la c	PMU Contr	ol Register 6	San Collection in visits in highly for all a self-three and the self-three se		Default = 00h
LCD_ACCESS includes ISA bus video access: 0 = Yes 1 = No	LCD_ACCESS includes local (VL/PCI) bus video access: 0 = No 1 = Yes	RSMGRP IRQs can Resume system: 0 = No 1 = Yes	Transitions on RINGI can Resume system: 0 = No 1 = Yes	Num	ber of RINGI trans	itions to cause Re	esume



Page 142 Revision: 1.0 912-3000-032

9004196 0001305 663 📟

4.14.1.3 Chip Select Generation (GPCS) Access

The GPCS[3:0]# lines can be programmed to generate a chip select based on either memory or I/O decoding of reads and/ or writes. Even if the external logic necessary to implement the chip select lines is not in place, the chip select events themselves can be individually enabled to reload the IDLE_TIMER through SYSCFG 4Eh[7:6] and BEh[7:6].

4.14.1.3.1 General Purpose (GNR) Access

Four programmable ranges, GNR1, GNR2, GNR3, and GNR4 are provided, each with its own separate timer, to allow any four I/O or memory ranges to be monitored. As an example, the COM3 I/O range 3E8-3EFh could be monitored for reads and writes in order to determine whether the connected UART was in active use. As another example, a network card that uses memory in the D800-DFFh half-segment could be monitored to determine whether the memory is being accessed regularly and, if not, a query could be sent through the network to ensure that the connection was still valid.

4.14.1.3.2 Memory Watchdog Feature

The 82C558N general purpose access register sets, GNR1, GNR2, GNR3, and GNR4 can be monitored for activity and can generate an SMI when no activity has occurred in a given amount of time. As an option, either or both of these register sets can be assigned to monitor memory space instead. In this case, instead of the bit values corresponding to I/O address bits A[9:0], the values correspond to memory address bits A[23:14]. The bits that select I/O read or I/O write cycles instead indicate memory read or memory write cycles.

Example:

To monitor memory write activity in the 16KB block from CC00:0 to CC00:3FFF requires first viewing the CC00 segment value as:

0000 1100 1100 0000 0000 0000

to determine the value of the upper ten bits, CA[23:14], which is:

0000110011

to write into the A[9:0] GNR address decode bits. The bits are set by writing:

- SYSCFG E1h (A[8:1]) = 00011001b, or 19h
- SYSCFG E2h (A9 + write decode + read decode + A[5:1] mask bits) = 01000000b, or 40h
- SYSCFG E5h (GNR4 cycle + GNR3 cycle + GNR4 A0 + GNR3 A0 + GNR4 A0 mask + GNR3 A0 mask) = 011000b, or 18h (GNR4 values must also be considered).

The timer values must then be entered, the PMI enabled, and then a dummy write access must be made to the CC000-CFFFFh range to start GNR3_TIMER. If no accesses are occurring, the timer will eventually expire and generate an SMI. If enabled, the next write access to this range will also cause an SMI and will reload the timer.

Of the four general purpose access register sets, two sets, GNR1 and GNR2, provide granularity for the memory watchdog function to monitor a minimum range of four bytes, while GNR3 and GNR4 provide granularity to monitor accesses in a 64KB range. If SYSCFG A0h[7] = 1 such that upper address bits must be zero, the GNR1 and GNR2 registers still decode the full 16 bits of the address as long as those upper bits are not masked off (default).

Table 4-68	General Purp	ose Access	1, 2, 3, and 4 <mark>F</mark>	Registers			
7	6	5	4	3	2	1	0
SYSCFG 70h			GNR1 Base Ac	ldress Register 1			Default = 00h
	GNR1_ACC	ESS base addres	ss: A[13:6] for men	nory watchdog or	A[15:10] for I/O (ri	ght-aligned).	
SYSCFG 71h			GNR1 Cont	rol Register 1	* - * c# 500 956 098. 888 488.67	Popular degree de la	Default = FFh
	GNR1_ACCESS m	ask bits: Mask fo		•	ask for A[15:10] fo	r I/O (right-aligne	
SYSCFG 72h				rol Register 2	Se Par Chartering		Defends = 00h
	CND1 ACCEC	C has add	GIAKT COIL	TOI REGISTER 2	01104 1000		Default = 00h
A[5:2	2] for memory water	S base address: hdog or ignored f	or I/O.	Mask for A[5:	GNR1_ACCE 2] for memory wat	SS mask bits: chdog or mask f	or A[9:6] for I/O.
SYSCFG 48h		<u>Professional Communications</u>	GNR1 Base A	ddress Register	rensi mongrafika Presidentili	era elemento para eserci	Default = 00h
		GNR1_ACCE	SS base address:	A[8:1] (I/O) or A[2	2:15] (Memory)		
SYSCFG 49h		P. Eller and S.	CNP4 Com	A TOTAL Designation	nite mora cutt dimundik reddik sjeget ta	Wareston o peres	Default = 00h
	1864						
GNR1 base address:	Write decode:	Since the feet and					-
		0 = Disable 0 = Disable A 1 in a particular bit means that the corresponding bit at 48h[4:0] is not compared. The					ot compared. This
A9 (I/O) A23 (Memory)	1 = Enable	1 = Enable		is used to d	determine address	block size.	



912-3000-032

Revision: 1.0

Page 143

💻 9004196 0001306 STT 📟

7	6	5	4	3	2	1	0
SYSCFG 73h			GNR2 Base Ad	dress Register 1			Default = 00h
	GNR2_ACC	ESS base addres	s: A[13:6] for men	_		ght-aligned).	
SYSCFG 74h				rol Register 1	AP46 401 5-	. 110 Galat allanda	Default = FFh
G	NR2_ACCESS m	ask dits: Mask for	A[13:6] for memo	ry watchdog or ma	ask for A[15:10] to	r I/O (right-aligned	1).
SYSCFG 75h	CND2 ACCES	C hass address:	GNR2 Cont	rol Register 2	CND2 ACCE	SS mask bits:	Default = 00h
A[5:2	GNR2_ACCES: for memory watc		or I/O.	Mask for A[5:	_	chdog or mask for	A[9:6] for I/O.
SYSCFG B8h			GNR2 Base A	ddress Register			Default = 00h
	AND DESCRIPTION	GNR2_ACCES	SS base address:	A[8:1] (I/O) or A[2	2:15] (Memory)		
SYSCFG B9h			GNR2 Con	trol Register			Default = 00h
GNR2 base address:	Write Read GNR2 mask bits for address A[5:1] (I/O) or A[19:15] memory:						
A9 (I/O)	decode: decode: A 1 in a particular bit means that the corresponding bit at B8h[4:0] is not of the correspondi						t compared. I his
A23 (Memory)	1 = Enable	1 = Enable		na ny napatrona na kaominina			22.000.000.000.000.000
SYSCFG AEh			GNR_ACCESS	Feature Register	r		Default = 03h
d		GNR2 cycle decode type:	GNR1 cycle decode type:	GNR2 base address:	GNR1 base address:	GNR2 mask bit:	GNR1 mask bit:
		0 = I/O 1 = Memory	0 = I/O 1 = Memory	A0 (I/O) A14 (Memory)	A0 (I/O) A14 (Memory)	A0 (I/O) A14 (Memory)	A0 (I/O) A14 (Memory)
SYSCFG 7Ah	ra iyyin sa sa sa sa sa sa	resignation of	GNR3 Base Ad	dress Register 1	e e e e e e e e e e e e e e e e e e e	A purkta valora i i uatkonir	Default = 00h
770 %	GNR3_ACC	ESS base addres	s: A[13:6] for men	nory watchdog or	A[15:10] for I/O (ri	ght-aligned).	Secretary Control
SYSCFG 7Bh	SNR3_ACCESS m	ask bits: Mask for		rol Register 1 ry watchdog or ma	ask for A[15:10] fo	r I/O (right-aligned	Default = FFh i).
SYSCFG 7Ch	see 18 4 la 2 8,6 8e6141 A.I	se refigieches que trapoligis	GNR3 Cont	rol Register 2	Committee of the second of the	et fillekskistettettekliktetti om e ve	Default = 00h
A[5:2	GNR3_ACCES] for memory water	S base address: hdog or ignored fo	or I/O.	Mask for A[5:		SS mask bits: chdog or mask for	A[9:6] for I/O.
SYSCFG E1h			GNR3 Base A	ddress Register	in the second property of the second	A. Brossisspirit v zavovi 1920. 1920.	Default = 00h
0 Ma		GNR3_ACCES	SS base address:	A[8:1] (I/O) or A[2	2:15] (Memory)	V 101 MOCOTO 15 - 2 - 2 - 2 - 2 - 1 - 1 - 1	SANATURAJOS A LICENTAR
SYSCFG E2h	Programme Control of State Control of St		GNR3 Con	trol Register			Default = 00h
GNR3	Write decode:	Read decode:	1) or A[19:15] mem	
base address: A9 (I/O)	0 = Disable 1 = Enable	0= Disable 1= Enable	A 1 in a particula		e corresponding b determine address	it at E1h[4:0] is no s block size.	t compared. I his
A23 (Memory)	. 2.16516	And the second of the second		and the same and analysis of the same series	unne from 1000 m Culmerthion	s El-defficial endobrox empero	en sett in sommanne est i
SYSCFG 7Dh		AND AS A SERVICE OF THE SERVICE OF T		dress Register 1			Default = 00h
manadanahan da saka saka saka saka saka saka saka s	GNR4_ACC	ESS base addres	s: A[13:6] for men	nory watchdog or	A[15:10] for I/O (ri	ght-aligned).	20350- 1 5480 Y Statement Asia
SYSCFG 7Eh		, tagagi india da dang dalah dalah dalah Agusta (1995).	GNR4 Cont	rol Register 1	And the second s		Default = FFI
	NR4_ACCESS m	ask bits: Mask for		ry watchdog or m		r I/O (right-aligned	i).
			in a superior of the production of the productio	Albanessa sasar masa artista artista (see	in a francisco service segments	more thank he have not a decree	THE STATE OF THE STREET, AND T
SYSCFG 7Fh			GNR4 Cont	rol Register 2			Default = 00h



Page 144 Revision: 1.0 912-3000-032

: 🖿 9004196 0001307 436 🖿

Table 4-68 General Purpose Access 1, 2, 3, and 4 Registers (cont.)

7	6	5	4	3	,	T 4	T 0	
SYSCFG E3h		GNR4_ACCE		Address Register A[8:1] (I/O) or A[2		<u> </u>	Default = 00h	
SYSCFG E4h	and the first state of the second state of the	en allgebre it krim mokeleky	Constitution States		and a region of spinorious will re	a na angana ang ang	Default = 00h	
GNR4 base address: A9 (I/O) A23 (Memory)	Write decode: 0 = Disable 1 = Enable	Read decode: 0= Disable 1= Enable	code: GNR4 mask bits for address A[5:1] (I/O) or A[19:15] memory: able A 1 in a particular bit means that the corresponding bit at E3h[4:0] is not compared. This					
SYSCFG E5h			GNR_ACCESS	Feature Register	88 <u>Riginalio est</u> 2		Default = 03h	
Rese	erved	GNR4 cycle decode type: 0 = I/O 1 = Memory	GNR3 cycle decode Type: 0 = I/O 1 = Memory	GNR4 base address: A0 (I/O) A14 (Memory)	GNR3 base address: A0 (I/O) A14 (Memory)	GNR4 mask bit: A0 (I/O) A14 (Memory)	GNR3 mask bit: A0 (I/O) A14 (Memory)	

4.14.1.4 Activity Tracking Registers

The activity tracking registers at SYSCFG DFh and E0h allow events to be flagged even if they are not programmed to generate an SMI. In this way, code can check whether a keystroke occurred since the last time the register was checked, for example, without actually generating an SMI for every keystroke.

The activity tracking registers record activity on all ten ACCESS events. No type of enabling is needed for any of these events to be registered. Reading this register returns flags indicating whether any of the events have taken place and automatically resets the entire register. The register can be written if desired to set the selected bits. In this way, a read-modify-write code sequence can be used to clear selected bits only.

Table 4-69 Activity Tracking Registers

7	6	5	4	3	2	1	0
SYSCFG DFh			Activity Tra	cking Register		-	Default = 00h
HDU_ ACCESS activity: 0 = No 1 = Yes	COM2_ ACCESS activity: 0 = No 1 = Yes	COM1_ ACCESS activity: 0 = No 1 = Yes	GNR2_ ACCESS activity: 0 = No 1 = Yes	GNR1_ ACCESS activity: 0 = No 1 = Yes	KBD_ ACCESS activity: 0 = No 1 = Yes	DSK_ ACCESS activity: 0 = No 1 = Yes	LCD_ ACCESS activity: 0 = No 1 = Yes
SYSCFG E0h			Activity Trac	king Register 1			Default = 00h
		Rese	erved			GNR4_ ACCESS activity: 0 = No 1 = Yes	GNR3_ ACCESS activity: 0 = No 1 = Yes



912-3000-032

Revision: 1.0

Page 145

■ 9004196 0001308 372 **■**

4.14.1.5 Reloading IDLE_TIMER

The 82C558N provides the IDLE_TIMER to monitor system-wide activity: I/O and memory accesses by the CPU, IRQs from ISA bus peripherals, and EPMIs from power control and management subsystems. The occurrence of an enabled event in any one of these areas will reload the IDLE_TIMER. Once there is inactivity for a sufficiently long time, the IDLE_TIMER will expire.

Expiration of the IDLE_TIMER generates PMI#4, which can be enabled to generate an SMI to inform system management code that the system is idle and that entry into the Suspend mode is appropriate. Refer to the Section 4.14.4.1,

"Suspend Mode" for complete information. Expiration of the IDLE_TIMER cannot cause automatic (hardware-controlled) entry into the Suspend mode, since important CPU processing could be interrupted.

The register bits that enable each event individually to reload the IDLE_TIMER and forestall entry into the Suspend mode are shown in Table 4-70. SYSCFG 63h and A3h are writeonly; reads return no useful information.

Table 4-70 Idle Reload Source Registers

7	6	5	4	3	2	1	0
SYSCFG 4Eh			die Reioad Even	t Enable Registe	r 1		Default = 00h
GPCS1_ ACCESS:	GPCS0_ ACCESS:	LPT_ ACCESS:	GNR3_ ACCESS:	GNR1_ ACCESS:	KBD_ ACCESS:	DSK_ ACCESS:	LCD_ ACCESS:
0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable
SYSCFG BEh	idle Reload Event Enable Register 2						Default = 00h
GPCS3#_ ACCESS: 0 = Disable 1 = Enable	GPCS2#_ ACCESS: 0 = Disable 1 = Enable	COM2_ ACCESS: 0 = Disable 1 = Enable	COM1_ ACCESS: 0 = Disable 1 = Enable	GNR2_ ACCESS: 0 = Disable 1 = Enable	HDU_ ACCESS: 0 = Disable 1 = Enable	GNR4_ ACCESS: 0 = Disable 1 = Enable	Override
SYSCFG 63h		The state of the s	Idle Time-Out S	Select Register 1		i Pierri de Pierre exed	Default = 00h
EPMI0# Level-trig'd: 0 = Disable 1 = Enable	IRQ13: 0 = Disable 1 = Enable	IRQ8: 0 = Disable 1 = Enable	IRQ7: 0 = Disable 1 = Enable	IRQ5: 0 = Disable 1 = Enable	IRQ4: 0 = Disable 1 = Enable	IRQ3: 0 = Disable 1 = Enable	IRQ0: 0 = Disable 1 = Enable
SYSCFG A3h				Select Register 2	II. waliong the last	ne' festamplingemps in a rit eine	Default = 00h
IRQ15: 0 = Disable 1 = Enable	IRQ14: 0 = Disable 1 = Enable	IRQ12: 0 = Disable 1 = Enable	IRQ11: 0 = Disable 1 = Enable	IRQ10: 0 = Disable 1 = Enable	IRQ9: 0 = Disable 1 = Enable	IRQ6: 0 = Disable 1 = Enable	IRQ1: 0 = Disable 1 = Enable



Page 146 Revision: 1.0

■ 9004196 0001309 209 **■**

912-3000-032

4.14.1.6 External PMI Events

The 82C558N logic can monitor a variety of inputs that are directly related to low-power, battery-operated system designs. Table 4-71 lists the external power management input (EPMI) pins provided. Note that all pins included here are considered external PMI pins, not just pins EPMI[3:0]#.

4.14.1.6.1 EPMI Programming

The chipset registers listed below are used to initialize the EPMI pins and enable them to cause PMI events.

Emergency Overtemp Sense Enable - Setting SYSCFG A1h[2] = 1 allows a level on the EPMI1# pin to force the chip into cool-down clocking mode as set by the thermal management registers. The thermal management feature itself does not need to be enabled to use this sense function. The polarity of the input is determined by SYSCFG 40h[2]. Once written to 1, this bit cannot be cleared without a hardware reset.

EPMI[1:0]# Status Latch - Setting SYSCFG A1h[0] = 1 allows the EPMI[1:0]# PMI events to be latched. The status returned by SYSCFG 5Ch[2:1] are **not** latched. Writing these same bits to 1 clears the status bits.

Table 4-71 External PMI Source Summary

Name	Description					
LOWBAT	Activity on Low Battery pin					
LLOWBAT	Activity on Very Low Battery pin					
EPMIO#	Activity on External Power Management Input 0					
EPMI1#	Activity on External Power Management Input 1					
EPMI2#	Activity on External Power Management Input 2					
EPMI3#	Activity on External Power Management Input 3					
RESUME	SUS/RES# input has been toggled while in Suspend					
SUSPEND	SUS/RES# input has been toggled while system is active					
RINGI	Activity detected on RINGI					



912-3000-032 Revision: 1.0 Page 147

Table 4-72 EPMI Programming Registers

7	6	5	4	3	2	1	0	
SYSCFG 40h			PMU Contr	ol Register 1			Default = 00h	
Reserved	Global timer divide: 0 = +1 1 = +4	LLOWBAT polarity: 0 = Active high 1 = Active low	LOWBAT polarity: 0 = Active high 1 = Active low	Reserved	EPMI1# polarity: 0 = Active high 1 = Active low	EPMIO# polarity: 0 = Active high 1 = Active low	Reserved	
SYSCFG DBh		Next Access Event Generation Register 2				<u>Defau</u>		
I/O blocking control: 0 = Block I/O on next access trap 1 = Unblock	SMI on cooldown clocking entry/exit: 0 = Disable 1 = Enable	External EPMI3# pin polarity: 0 = Active high 1 = Active low	External EPMI2# pin polarity: 0 = Active high 1 = Active low	HDU_ ACCESS PMI#23 on next access: 0 = No 1 = Yes	COM2_ ACCESS PMI#22 on next access: 0 = No 1 = Yes	COM1_ ACCESS PMI#21 on next access: 0 = No 1 = Yes	GNR2_ ACCESS PMI#20 on next access: 0 = No 1 = Yes	
SYSCFG 43h	Participation of the second	The second of the second	PMU Contr	ol Register 3			Default = 00h	
LCD_ACCESS includes I/O range 3B0h- 3DFh: 0 = Yes 1 = No	LCD_ACCESS includes mem- ory A0000- BFFFFh: 0 = Yes 1 = No	is generated eac	mple rate: (A PMI ch time LOWBAT ed active.) 10 = 128s :11 = Rsrvd		Rese	erved		
			SAN AREA SAN SAN SAN SAN SAN SAN SAN SAN SAN SA	in Carlotter	and Commission of Soci		Default = 00h	
debounce 00 = No 01 = 10 =	LLOWBAT rate select: debounce 250µs 8ms 500ms	debounce 00 = Active low 01 = Active low P 10 = Active high PMI in 11 = Active high PMI in (See Section 4)	debounce rate select: toggle in APM si STPCLK mode: 0 = [STPCLK# signal 0 = Disable 1 = Enable	APM STPCLK 00 = 1 01 = 2 10 = 11 =	recovery time: 120µs 240µs 1ms 2ms	
SYSCEG A1h		mina (m. 1855) Production and Comments (m. 1867)		trol Register 2	non i sastion di coccis un sign		Default = 00h	
	Reserved Reserved Heavy drive on MD bus: 0 = Disable 1 = Enable			Heavy drive on ISA bus: 0 = Disable 1 = Enable	Emerg. over- temp sense: 0 = Disable 1 = Enable	Reserved	EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched	

Notes: 1) EPMI0# and EPMI1# need to be asserted until recognized by its SMI service routine, since these PMIs are not latched unless SYSCFG A1h[0] = 1.

2) If EPMI0# and EPMI1# are used to place the system into Suspend, the EPMIx signal must be negated before the Suspend command (setting bit SYSCFG 50h[0] = 1) is written.



Page 148

Revision: 1.0

912-3000-032

9004196 0001311 967

4.14.1.7 Power Management Event Status

The power management input pins can be monitored for their instantaneous state in the 82C558N. This feature can be used to poll for power management status without generating an SMI. The bits of the Power Management Event Status Register return instantaneous pin status; the state is not latched. Table 4-73 gives the bit definitions for SYSCFG DAh[5:0].

4.14.2 System Power Control

The power management unit logic provides two hardware means of controlling the CPU clock speed.

Doze mode hardware causes the clock to the CPU core to be stopped and started in a periodic manner, resulting in power savings when there is no significant activity. Thermal management hardware forces the action to avoid overheating the CPU when the system is running at full speed for too long.

Both of these mechanisms engage the *stop clock* mechanism to slow down the CPU.

4.14.2.1 STPCLK# Mechanism to Control CPU Power Dissipation

The 3.3V Pentium processor contains a phase-locked loop (PLL) frequency generator that takes the external clock frequency input and multiplies it before applying it to the CPU core. The CPU core may be cut off from the PLL output by asserting the STPCLK# signal, without any loss of information. The CPU then enters the Stop Grant state in which the power consumption is approximately 20% of the normal consumption. It may be restarted almost immediately by negating the STPCLK# signal. Since a significant amount of power savings may be achieved when the CPU is in the Stop Grant state, it is forced into this state by the Viper-N Chipset when there is no significant activity.

On receiving an active STPCLK#, the CPU will generate a special bus cycle, and when it receives BRDY# from the Viper-N Chipset, it will enter the Stop Grant state. The Viper-N Chipset may be programmed so that a system interrupt, such as initiated by a keystroke or a timer interrupt, can restart the CPU almost immediately. Stopping the CPU clock is usually initiated by software, but could also be initiated by the hardware Doze mechanism.

The power consumed by the CPU can be controlled in two ways. The first method is to keep the STPCLK# signal asserted until a pre-programmed event causes the Viper-N Chipset to negate it. This could be used for maximum power saving modes invoked by software for prolonged periods of CPU inactivity.

The other method could be used for applications that do not require the CPU to operate at full speed all the time; the STP-CLK# signal may be periodically asserted and negated. Since the Pentium processor does not provide much control for changing the frequency of the input clock, STPCLK# modulation is a viable alternative for saving power. This mode could be invoked by either software or hardware. On the 82C558N, the STPCLK# signal can be modulated by a base frequency of 32kHz, with a wide range of duty cycles. The period of the 32kHz square wave that is used to modulate the STPCLK# signal is 31.25µs. The time for which STPCLK# is asserted (low) is defined as t_{low}, and the time for which it is not asserted is defined as thi. The sum of t_{hi} and t_{low} equals 31.25 µs. In every 32kHz cycle the STPCLK# signal is asserted for 31.25µs-thi. Different levels of power savings are obtained by programming the duration of thi through SYSCFG 41h[4:2].

Table 4-73 Power Management Event Status

7	6	5	4	3	2	1	0
SYSCFG DAh	· · · · · · · · · · · · · · · · · · ·	Powe	r Management Ev	ent Status Regis	ter (RO)		Default = 00h
Res	erved	LOWBAT state:	LLOWBAT state:	EPMI3# state:	EPMI2# state:	EPMI1#	EPMI0# state:
		0 = Low 1 = High					

OPTi

912-3000-032

Revision: 1.0

Page 149

■ 9004196 0001312 8T3 **■**

4.14.2.1.1 Programming

To enable STPCLK# operation, the registers shown below must be programmed as follows.

- For maximum power savings, set SYSCFG 66h[5] = 1 and 65h[6] = 1, or for slow operation, set SYSCFG 66h[5] = 0 and 65h[6] = 1.
- Enable the STPCLK# logic mechanism by setting SYSCFG 61h[2] = 1.
- Enable the Stop Grant protocol by setting SYSCFG 66h[0]
 = 1 to recognize the Stop Grant cycle.

The STPCLK# sequence will now be observed any time the hardware Doze feature modulates the STPCLK# signal, or when APM commands the clock to stop. For example, during an APM operation for maximum power savings, the 82C558N:

1. Asserts its STPCLK# output

- 2. Waits for a Stop Grant cycle
- 3. Returns BRDY# to the CPU
- 4. Awaits a restart event (such as an interrupt)
- 5. Negates the STPCLK# signal, and continues operation.

For reduced power consumption, the 82C558N:

- 1. Asserts its STPCLK# output
- 2. Waits for a Stop Grant cycle
- 3. Returns BRDY# to the CPU
- 4. Waits for (31.25µs thi)
- 5. Negates the STPCLK# signal
- 6. Waits for thi (as programmed in SYSCFG 41h[4:2])
- 7. Goes back to Step 1.

While in Step 6, the CPU continues to execute instructions.

The registers associated with the clock speed change mechanism are shown in Table 4-74.

Table 4-74 Register Bits Associated with STPCLK# Feature

7	6	5	4	3	2	1	0
SYSCFG 61h			Debound	e Register	·		Default = 00h
debounce 00 = No 01 = 10 = 11 = 9	LLOWBAT rate select: debounce 250µs 8ms 500ms	debounce 00 = Active low, 01 = Active low, Pl 10 = Active high PMI in 11 = Active high PMI in (See Section 4 RES# and Ri		PPWR0 auto- toggle in APM STPCLK mode: 0 = No PPWR0 auto-toggle 1 = Auto-toggle PPWR0 on entry and exit from APM STP- CLK mode	STPCLK# signal 0 = Disable 1 = Enable	00 = 01 = : 10 = 11 =	recovery time: 120µs 240µs 1ms 2ms
SYSCFG 65h		zeron i Torene gugf faller i i i i i i i i i i i i i i i i i i i	Doze	Register	Lask governor since and a	A BOTT ARTURE FOR	Default = 00h
All interrupts to CPU reset Doze mode: 0 = Disable 1 = Enable	Reserved	EPMI0# Doze reset: 0 = Disable 1 = Enable	Recognize SMI during STPCLK#: 0 = No 1 = Yes	IRQ1 Doze reset: 0 = Disable 1 = Enable	EPMI3# Doze reset: 0 = Disable 1 = Enable	EPMI2# Doze reset: 0 = Disable 1 = Enable	EPMI1# Doze reset: 0 = Disable 1 = Enable
SYSCFG 66h		raji projek konstralik d	PMII Contr	ol Register 7	3 150 M 3	11 ft 1	Default = 00h
Self-refresh DRAM selection: 0 = Normal 1 = Self-refresh	Suspend mode ATCLK frequency: 0 = Derived from LCLK 1 = 32kHz (overridden by SYSCFG 79h[0])	Doze type: 0 = Modulate STPCLK# 1 = Keep STPCLK# asserted	Assert HOLD during suspend 0 = Yes 1 = No	o	Reserved		STPGNT cycle wait option: 0 = Do not wait 1 = Wait for STPGNT cycle before negat- ing STPCLK#



Page 150 Revision: 1.0

912-3000-032

900419b 0001313 73T **==**

4.14.2.2 Doze Mode

The 82C558N's power management unit includes Doze mode control logic. Doze is the state in which the CPU is fully alive and operational, yet running at a speed that is greatly reduced in order to save power. The 82C558N engages the Doze mode when it sees no activity in certain pre-definable areas for a certain time period. The Viper-N Chipset provides a choice of two time-out timers for each device. When an interrupt for the device or access in the range associated with that device occurs, the event triggers a Doze reset that reloads the selected timer for that device with the time-out value associated with that timer. Only when both time-outs have expired will the system return to Doze mode operation. Once initialized by software, the process is completely controlled by hardware. No further software intervention is needed, but an SMI can be generated if desired.

Even though the Doze mode is intended to operate autonomously without application or BIOS intervention, the 82C558N provides logic hooks to software for software-based power control. The most common type of software-based power control follows the Microsoft Advanced Power Management (APM) specification, which allows applications to inform the operating system when they are idle or do not require full processing power. The operating system, in turn, makes BIOS calls that can do any of the following:

- Turn off or put into a standby mode any unneeded peripherals
- · Slow system clock speeds
- · Turn off clocks to the CPU

Therefore, the 82C558N power Doze mode logic provides for three Doze mode operations: hardware-controlled slowdown, software-controlled slowdown, and software-controlled Doze with a stopped CPU clock (the clock to the CPU core is cut off).

The three modes are very similar and are outlined in the sections below, followed by register descriptions that the three modes have in common. The 82C558N provides the stop clock logic described next.

4.14.2.2.1 Presetting Events to Reset Doze Mode

Before enabling Doze mode operation, whether hardware or software Doze mode, some preparation must be made for the event or events that will reset Doze mode and bring the system back to full operation. Otherwise, especially in the case of APM stop clock mode, there would be no way to execute CPU instructions to restart the CPU clock.

Therefore, it is first necessary to choose the source or sources that will perform a Doze reset. Doze reset will, if the system is currently in Doze mode, restore the system clocks to full operating speed. Doze reset also reloads the Doze timer with its originally programmed value.

- Setting SYSCFG 41h[1] = 1 enables LCD_ACCESS, KBD_ACCESS, DSK_ACCESS, HDU_ACCESS, GNR accesses, COM port accesses, and LPT accesses to reset Doze mode and reload the DOZE_TIMER. If the associated DOZE_TIMER has timed out and switched operation to Doze speed, this reload will change the system clocks back to their normal speed.
- SYSCFG 65h[5] selects the EPMIO# pin as a Doze reset trigger.
- SYSCFG 62h[7:0], A2h[5:0], and 65h[3] define individual IRQs that can trigger a Doze reset.
- SYSCFG 65h[7] allows all enabled interrupts (i.e., any event that toggles the INTR signal to the CPU, to reset Doze mode).

Once the Doze mode reset events have been programmed, either hardware or software Doze mode can be enabled.

5Bh[6] must be set.

7	6	5	4	3	2	1	0
SYSCFG 79h		<u> </u>	PMU Control	Register 11			Default = 00h
DOZ 000 = No delay (I 001 = 1ms 010 = 4ms 011 = 16ms	10	elect: 0 = 64ms 1 = 256ms 0 = 1s 1 = 4s	PMI# event triggers exit from Doze mode if the PMI event is enabled to generate SMI:(1) 0 = No 1 = Yes		Reserved		ATCLK, ATCLK/2 status in Suspend: 0 = Depends on 66h[6] 1 = Driven low
(1) For example	to let PMI#11 re	eset the Doze n		SMI to the CF	PU, SYSCFG 5Ah[7:6	i) must be set	

OPTi

Revision: 1.0

Page 151

912-3000-032

-- 9004196 0001314 676 **--**

Doze Reset Inside SMM

The 82C558N allows an SMI to reset Doze mode if STPCLK# is active from within System Management Mode. SYSCFG 65h[4] in the 82C558N enables Doze mode reset when the SMI signal goes active, but since SMI is masked on entry to SMM, an SMI triggered while the system is in SMM is not seen until some other trigger resets Doze mode.

Setting SYSCFG 79h[4] = 1 handles Doze reset only from within SMM. Set SYSCFG 65h[4] = 1 to handle SMI Doze mode exit from outside of SMM.

Table 4-76 Register Bits that Select Doze Mode Reset Events

7	6	5	4	3	2	1	0
SYSCFG 41h			DOZE_TIME	Default = 00h			
	0ZE_0 time-out sel 000 = 2ms 001 = 4ms 010 = 8ms 011 = 32ms 100 = 128ms 101 = 512ms 110 = 2s 111 = 8s -out generates PM		E6h[7:6]): doze mode 000 = No Modulation (STPCLK# = 1) 0 = Disable		ACCESS events reset doze mode: 0 = Disable 1 = Enable	Doze control select: 0 = Hardware 1 = Software	
SYSCFG 62h	ert of the sec		IRQ Doze	Register 1	en e	a kanggapan unggan ya sung	Default = 00h
IRQ13 Doze reset: 0 = Disable 1 = Enable	IRQ8 Doze reset: 0 = Disable 1 = Enable	IRQ7 Doze reset: 0 = Disable 1 = Enable	IRQ12 Doze reset: 0 = Disable 1 = Enable	IRQ5 Doze reset: 0 = Disable 1 = Enable	IRQ4 Doze reset: 0 = Disable 1 = Enable	IRQ3 Doze reset: 0 = Disable 1 = Enable	IRQ0 Doze reset: 0 = Disable 1 = Enable
SYSCFG A2h			IRQ Doze	Register 2	PER LARGE PER MERE	The second of th	Default = 00h
PCI/VL bus I/O access Doze reset: 0 = Disable 1 = Enable	PCI/VL memory access Doze reset: 0 = Disable 1 = Enable	IRQ15 Doze reset: 0 = Disable 1 = Enable	IRQ14 Doze reset 0 = Disable 1 = Enable	IRQ11 Doze reset: 0 = Disable 1 = Enable	IRQ10 Doze reset: 0 = Disable 1 = Enable	IRQ9 Doze reset: 0 = Disable 1 = Enable	IRQ6 Doze reset: 0 = Disable 1 = Enable
SYSCFG 65h	and the second of the second o		Doze I	Register			Default = 00h
All interrupts to CPU reset Doze mode: 0 = Disable 1 = Enable	Reserved	EPMI0# Doze reset: 0 = Disable 1 = Enable	Recognize SMI during STPCLK#: 0 = No 1 = Yes	IRQ1 Doze reset: 0 = Disable 1 = Enable	EPMI3# Doze reset: 0 = Disable 1 = Enable	EPMI2# Doze reset: 0 = Disable 1 = Enable	EPMI1# Doze reset: 0 = Disable 1 = Enable



Page 152

Revision: 1.0

912-3000-032

4.14.2.2.2 Automatic (Hardware) Doze Mode

The chipset can be set up for hardware-controlled slowdown Doze mode by programming the following information.

- Set up the hardware and programming to consider the stop clock mechanism as described in the Section 4.14.2.1, "STPCLK# Mechanism to Control CPU Power Dissipation".
- Program the events that will reset Doze mode as described in the Section 4.14.2.2.1, "Presetting Events to Reset Doze Mode".
- Associate the access event with their time-out counters (DOZE_0 or DOZE_1), by appropriately programming SYSCFG 76h through 78h.
- Select the desired time-outs, that is, the time required after the last event before the system can be considered "inactive," in SYSCFG 41h[7:5] and in 79h[7:5]. A two second (2s) time-out is typical.
- Select the STPCLK# duty cycle from SYSCFG 41h[4:2].
 Time t_{hi} is defined as that time for which STPCLK# is not asserted in one 32kHz period.
- 6. Set SYSCFG 66h[5] = 0 for slowdown.
- Set SYSCFG 65h[4] = 1 if the chipset should exit Doze mode for SMIs, or = 0 if the SMIs can run adequately at the Doze speed.
- Finally, enable the hardware DOZE_TIMER by setting SYSCFG 41h[0] = 0.

After the selected period of inactivity, the hardware Doze mode is entered and the STPCLK# signal is modulated. In the event of any of the enabled accesses, SMIs, or IRQs, the CPU is switched back to full speed operation, and the Doze timer associated with the access event is reloaded.

4.14.2.2.3 APM (Software) Doze Mode

The Viper-N Chipset can be set up for software-initiated, reduced CPU power consumption or maximum power saving mode in a very straightforward manner.

- Set up the hardware and programming to consider the stop clock mechanism as described in the "Clock Speed Control for CPU Clocks" section.
- Program the events that will reset the Doze mode as described in the Section 4.14.2.2.1, "Presetting Events to Reset Doze Mode".
- Set SYSCFG 65h[4] = 1 if the Viper-N Chipset should exit
 Doze mode for SMIs, or = 0 if the SMIs can run adequately at the Doze speed. Obviously, SYSCFG 65h[4]
 must be set to 1 if maximum power savings is desired, or
 else the SMI will be missed altogether.
- Select the duty cycle for STPCLK# from SYSCFG 41h[4:2].
- Disable the hardware DOZE_TIMER by setting SYSCFG 41h[0] = 1.

At this point the system is ready for APM control. When APM makes a call for low or very low power operation, the BIOS or power management code simply:

- For reduced CPU power consumption: Sets SYSCFG 66h[5] = 0, and bit 65h[6] = 1
 or --
 - For maximum power savings mode: Sets SYSCFG 65h[6] = 1 and bit 66h[5] = 1
- Sets SYSCFG 50h[3] = 1 to initiate the Doze mode

On the event of any of the enabled ACCESSES, SMIs, or IRQs, the clock to the CPU core will be enabled all the time, until the above two steps are repeated again.



912-3000-032

Revision: 1.0

Page 153

- 9004196 0001316 449 **-**

Table 4-77 Hardware and Soπware Doze Mode Registers	Table 4-77	Hardware and Software Doze Mode Registers
---	------------	---

7	6	5	4	3	2	1	0
SYSCFG 76h	-	· · · · · · · · · · · · · · · · · · ·	Doze Reload S	Select Register 1			Default = 0Fh
LCD_ ACCESS: 0 = DOZE_0 1 = DOZE_1	KBD_ ACCESS: 0 = DOZE_0 1 = DOZE_1	DSK_ ACCESS: 0 = DOZE_0 1 = DOZE_1	HDU_ ACCESS: 0 = DOZE_0 1 = DOZE_1	COM182_ ACCESS: 0 = DOZE_0 1 = DOZE_1	LPT_ ACCESS: 0 = DOZE_0 1 = DOZE_1	GNR1_ ACCESS: 0 = DOZE_0 1 = DOZE_1	GNR2_ ACCESS: 0 = DOZE_0 1 = DOZE_1
SYSCFG 77h	The state of the second		SOLUTION OF STREET	elect Register 2		CONTRACTOR OF THE STATE OF THE	Default = 00h
IRQ8: 0 = DOZE_0 1 = DOZE_1	IRQ7: 0 = DOZE_0 1 = DOZE_1	IRQ6: 0 = DOZE_0 1 = DOZE_1	IRQ5: 0 = DOZE_0 1 = DOZE_1	IRQ4: 0 = DOZE_0 1 = DOZE_1	IRQ3: 0 = DOZE_0 1 = DOZE_1	IRQ1; 0 = DOZE_0 1 = DOZE_1	IRQ0: 0 = DOZE_0 1 = DOZE_1
SYSCFG 78h			Doze Reload S	elect Register 3			Default = 00h
PCI/VL: 0 = DOZE_0 1 = DOZE_1 SYSCFG 7Ah	IRQ15: 0 = DOZE_0 1 = DOZE_1	IRQ14: 0 = DOZE_0 1 = DOZE_1	RQ13: 0 = DOZE_0 1 = DOZE_1	IRQ12: 0 = DOZE_0 1 = DOZE_1	IRQ11: 0 = DOZE_0 1 = DOZE_1	IRQ10; 0 = DOZE_0 1 = DOZE_1	IRQ9: 0 = DOZE_0 1 = DOZE_1 Default = 00h
STSCEG /An	GNR3_ACC	ESS base addres		idress Register 1 nory watchdog or <i>i</i>	A[15:10] for I/O (rig	ght-aligned).	Default = 00n
SYSCFG 41h	a a transfer a statut a sta	Tig of 80 Obertwelse.	DOZE TIME	ER Register 2	The state of the state	Weletale Train	Default = 00h
	ZE_0 time-out sel 000 = 2ms 001 = 4ms 010 = 8ms 011 = 32ms 100 = 128ms 101 = 512ms 110 = 2s 111 = 8s -out generates PM		DOZE_TIMER Register 2 Doze mode STPCLK# modulation (STPCLK# modulated by BCLK defined in E6h[7:6]): 000 = No Modulation (STPCLK# = 1) 001 = STPCLK# thi = 0.75 * 16 BCLKs 010 = STPCLK# thi = 0.5 * 16 BCLKs 011 = STPCLK# thi = 0.25 * 16 BCLKs 100 = STPCLK# thi = 0.125 * 16 BCLKs 101 = STPCLK# thi = 0.0625 * 16 BCLKs 110 = STPCLK# thi = 0.0625 * 16 BCLKs 111 = STPCLK# thi = 0.03125 * 32 BCLKs 111 = STPCLK# thi = 0.015625 * 64 BCLKs			ACCESS events reset doze mode: 0 = Disable 1 = Enable	Doze control select: 0 = Hardware 1 = Software
SYSCFG 79h	220. 1 2000 6 91000 11 1 6 00		PMU Contro	ol Register 11			Default = 00h
DO: 000 = No delay (001 = 1ms 010 = 4ms 011 = 16ms	101 110	ect: = 64ms = 256ms = 1s = 4s	PMI# event triggers exit from Doze mode if the PMI event is enabled to generate SMI:(1)		Reserved		ATCLK, ATCLK/2 status in Suspend: 0 = Depends on 66h[6]
	•		0 = No 1 = Yes				1 = Driven low
(1) For example, 5Bh[6] must		et the Doze mode	without generating	g SMI to the CPU	SYSCFG 5Ah[7:6] must be set to 1	1b and SYSCFG
SYSCFG 50h	ng masangsa karakas, kilomora,	t ki a Proj ^e nji projektiji ki ki a Projektiji i Projektiji i Projektiji i Projektiji i Projektiji i Projektiji	PMU Contr	ol Register 4	\$ 154 T 1 4 4 4 4 4		Default = 00h
Software start SMI: 0 = Clear SMI 1 = Start SMI	Reserved	IRQ8 polarity: 0 = Active low 1 = Active high	14.3MHz to 82C558N: 0 = Enable 1 = Disable	Write = 1 to start Doze Read: Doze status 0 = Counting 1 = Timed out	Ready to Resume (RO): 0 = Not in Resume 1 = Ready to Resume	PMU mode (RO): 0 = Nothing pending 1 = Suspend active (clear PMI#6)	Start Suspend (WO): 1 = Enter Suspend mode



Page 154 Revision: 1.0 912-3000-032

9004196 0001317 385

4.14.2.2.4 Start Doze Bit

SYSCFG 50h[3] serves two purposes: to start the Doze mode and to read the DOZE_TIMER status.

- Write: Start APM Doze mode
 1 = Start Doze mode (if SYSCFG 40h[0]=1)
 0 = No effect
- Read: Hardware DOZE_TIMER time-out status bit
 1 = Hardware DOZE_TIMER has timed out
 0 = Hardware DOZE_TIMER still counting

4.14.2.2.5 Using Doze Time-out to Trigger an SMI

In addition to the ability to reset the Doze mode when an SMI is encountered, the 82C558N has the ability to generate PMI#27 when the DOZE_TIMER times out. Setting SYSCFG D9h[7:6] = 11 enables the PMI to generate an SMI.

4.14.2.3 DEVSEL# Doze Reset

Activity on the PCI bus can reset the Doze mode and cause a return to full operating speed. The 82C558N logic provides two bits to enable Doze reset separately for PCI I/O accesses and memory accesses. The Doze reset is triggered by DEVSEL# going active and is qualified by the M/IO# signal.

Table 4-78 SMI Generation on Doze Time-Out

7	6	5	4	3	2	1	0
SYSCFG D9h PMU Event Register 6						Default = 00h	
00 = 01 = Ena 10 = Ena	R PMI#27 SMI: Disable ble DOZE_0 ble DOZE_1 nable both	00 = 0	II#26 SMI: Disable Enable	PMI 00 =	ol-down clocking #25 SMI: = Disable = Enable	00 =	PM#24 SMI: : Disable : Enable

Table 4-79 PCI Bus Doze Reset Registers

7	6	5	4	3	2	1	0	
SYSCFG A2h	IRQ Doze Register 2							
PCI/VL bus I/O access Doze reset: 0 = Disable 1 = Enable	PCI/VL memory access Doze reset: 0 = Disable 1 = Enable	IRQ15 Doze reset: 0 = Disable 1 = Enable	IRQ14 Doze reset: 0 = Disable 1 = Enable	IRQ11 Doze reset: 0 = Disable 1 = Enable	IRQ10 Doze reset: 0 = Disable 1 = Enable	IRQ9 Doze reset: 0 = Disable 1 = Enable	IRQ6 Doze reset: 0 = Disable 1 = Enable	
		8279 22556883393		it jáliðu kendeldi.	ARKANESEN			
SYSCFG 78h			Doze Reload S	Select Register 3			Default = 00h	
PCI/VL:	IRQ15:	IRQ14:	IRQ13:	IRQ12:	IRQ11:	IRQ10:	IRQ9:	
0 = DOZE_0 1 = DOZE_1	0 = DOZE_0 1 = DOZE_1	0 = DOZE_0 1 = DOZE_1	0 = DOZE_0 1 = DOZE_1	0 = DOZE_0 1 = DOZE_1	0 = DOZE_0 1 = DOZE_1	0 = DOZE_0 1 = DOZE_1	0 = DOZE_0 1 = DOZE_1	

OPTi

912-3000-032

Page 155

-- 4004746 0007379 577 **--**

Revision: 1.0

4.14.3 CPU Thermal Management Unit

Thermal management hardware is implemented in the 82C558N for monitoring the level of CPU activity and the operating temperature of the device. A flexible hardware scheme assesses CPU activity to determine when it is necessary to enter cool-down clocking mode. In addition, an external sensor can force the 82C558N permanently into the cooldown clocking mode according to the parameters programmed for thermal management. In this way, a serious over-temperature condition cannot get out of control.

4.14.3.1 Prediction of Overtemp Activity

Thermal management hardware is implemented in the 82C558N for monitoring the level of CPU activity to determine its current draw, and thus approximate the operating temperature of the device. The most obvious way to do this would be to simply count the number of CPU clocks that occur in a given time period. However, a ripple counter running in the 20-40MHz range would consume a great deal of power. Instead, the 82C558N logic assesses CPU activity periodically and keeps track of how often the CPU exceeds the safety limits to determine whether automatic intervention is called for.

4.14.3.2 Operating Temperature Ranges

The 82C558N thermal management algorithm identifies the temperature limits of the CPU through activity level values that correspond with idle, equilibrium, and thermal runaway conditions.

idle Condition

The CPU is cool to the touch. The 82C558N is using APM stop clock or hardware Doze mode to save power, and no real activity is taking place. This operational level constitutes the base level of activity, so it does not require a register to hold the value. It is associated in the 82C558N thermal management scheme with "zero".

Equilibrium Condition

The CPU is warm to the touch. It is operating at full capacity for short bursts but frequently is in low power modes. The heat generated by the CPU is dissipated at the same rate that it is produced. Most active computer usage falls into this category, where APM or hardware Doze mode operates frequently enough to allow safe operation. The 82C558N thermal management scheme associates this temperature with Equilibrium Level bits EQL[6:0]. The value of these bits is referred to as EQL throughout this section.

Thermal runaway Condition

The CPU is hot to the touch. It is running at its full rated speed and generating heat faster than it can be dissipated, so its temperature increases. The program being used is active enough that APM or hardware Doze mode cannot operate often enough to hold the temperature down. Operating in this mode for an extended period may cause the CPU to fail. The 82C558N thermal management scheme associates this temperature with Overtemp Limit bits OTL[7:0]. The value of these bits is referred to as OTL throughout this section.

4.14.3.3 Accounting for CPU Activity

The 82C558N logic frequently assesses CPU activity, according to the current CPU running mode. The CPU could be in different power consumption modes depending on the duty cycle of the STPCLK# signal (see Section 4.14.2.1, "STPCLK# Mechanism to Control CPU Power Dissipation" for more details). Each CPU run mode is associated with a power level increment as shown in Table 4-80. Using these values, the 82C558N can keep a running tally of the average power being used by the CPU in the internal 24-bit CPU Activity Counter (CNT). See Figure 4-40 for implementation details.

The 82C558N must also be able to account for the CPU type. For example, a Pentium processor operating with an internal frequency of 100MHz will tend to heat up much faster at full speed, yet will cool down at approximately the same rate as a processor running at an internal frequency of 75MHz. The CPU Efficiency bits CPUE[1:0] are used to indicate the relative CPU current consumption and are explained next.

Table 4-80 Operating Mode Power Levels

Current CPU Operating Mode	Power Level Increment
Full Speed	+2
STPCLK# thi = 0.75 * 31.25µs	+1
STPCLK# t _{hi} = 0.5 * 31.25µs	0
STPCLK# t _{hi} = 0.25 * 31.25µs	-1
STPCLK# t _{hi} = (0.125, or 0.0625) * 31.25µs	-2
APM Maximum Power Savings Mode	-2



Page 156

Revision: 1.0

912-3000-032

9004196 0001319 158




Figure 4-40 Thermal Management Block Diagram

The thermal management hardware keeps track of CPU activity as follows. The logic checks the current CPU operating mode either 32k, 16k, 8k, or 4k times per second according to the CDHO[1:0] bits setting (as explained below). The thermal management logic notes the current operating mode to account for the instantaneous CPU current consumption by incrementing or decrementing the CPU Activity Counter as follows.

- For all CPU operating modes, the logic increments or decrements the counter by the value listed in Table 4-80 for the operating mode at that time.
- Only for those modes with a power level increment above zero, the logic also increments the CPU activity counter by the CPU Efficiency bits value.

For example, if the CPU is sampled at full speed (+2), and CPUE[1:0] = 2, the activity counter will be incremented by 4. However, if the CPU is sampled at divide by 8 (-1), the counter will simply be decremented by 1; the CPUE value is not added in if the power level increment is zero or below.

4.14.3.4 Operating Temperature Range Determination

Periodically, the thermal management logic compares the upper byte of the CPU activity counter to the Overtemp Limit (OTL) and to the Equilibrium Level (EQL). This comparison takes place every 32, 64, 128, or 256 seconds as programmed in the Cool-down Holdoff bits (CDHO[1:0]). These bits also select the frequency of sampling, at 32KB, 16KB, 8KB, or 4KB times per second respectively, such that the value accumulated in the CPU activity count will, on average, be the same whether a short or a long holdoff period is selected. The logic acts on the comparison results as follows.

- If the upper byte of the activity count is greater than or equal to OTL, the thermal management unit initiates cooldown clocking.
- If the upper byte of the activity count is above EQL but below OTL, EQL is subtracted from the upper byte of the CPU Activity Counter and the result is returned to the counter. This scheme handles operation consistently above equilibrium level that may, over time, result in excessively high CPU temperatures.



912-3000-032 Revision: 1.0 Page 157

■ 9004196 0001320 97T ■

 If the upper byte of the activity count is equal to or below EQL, the CPU Activity Counter is simply cleared and the thermal management logic starts a new detection period from "zero" (idle condition).

Cool-down Clocking

Cool-down clocking takes place according to the reduced clock rate programmed into the Cool-down Clock Rate bits CDCR[1:0]. The 82C558N keeps the CPU running at the cool-down clocking rate speed for the Cool-down Holdoff period times the Cool-down Time-out value programmed. At the end of the period, the activity counter is cleared and normal clocking is restored. No activity accounting takes place while cool-down clocking is engaged.

4.14.3.4.1 Example

A 3.3V Pentium processor is used in a 50MHz system with its BF pin pulled low, resulting in an internal clock of 100MHz. The cool-down clock rate is set so that STPCLK# modulation is at 1/4. The CPU Efficiency bits are set to 3 because of the high internal clock frequency. Cool-down Holdoff is set for 64 seconds; Cool-down Time-out is set for 3x; the Equilibrium Level is set to 40h; and the Overtemp Limit is set to 7Fh.

Consider the situation after the CPU has run at full speed for one minute. The thermal management hardware is checking the CPU operating mode every 61µs (16,384 times per second), and each time increments the CPU Activity Counter by two to account for the CPU running at full speed and then by three to account for the CPU Efficiency setting. Thus, the count is incremented by 16,384 x 5 each second for 64 seconds, for a total count of 500000h. The value of the high byte is 50h; this value is compared to EQL, which was set to 40h. Since the activity count exceeds the equilibrium level, EQL is subtracted from the activity count and the result (10h) remains in the counter. However, the activity count of 50h does not exceed the OTL value of 7Fh. Therefore, no other action is taken.

Now consider the situation after the CPU has run at full speed for four minutes. After each 64-second interval, the high-order activity count byte has been incremented by 50h, and after the OTL comparison is made the EQL value of 40h has been subtracted off for a net increase of 10h. So after four minutes of operation, when the OTL comparison is made, the activity count of 80h is compared to the OTL value of 7Fh and an over limit situation is detected.

Therefore, the thermal management hardware engages cooldown clocking for three minutes (3 x 64 seconds). During this phase, the clock to the CPU core is cut off and turned on periodically (base frequency 32kHz), with the high time of the STPCLK# signal set to 1/(4*32kHz). It then resets the CPU Activity Counter, Resumes normal clocking and monitoring, and starts the whole detection process over again.

This situation would have been avoided if the APM stop clock mode had been entered for at least 10 seconds during each 64-second period. In that case, the thermal management hardware would have counted (16384 x 5 x 54) + (16384 x -2 x 10) = 3E8000h each time, just under the 40h equilibrium limit. The CPU Activity Counter would have been reset each time and no thermal buildup would have been detected.

4.14.3.4.2 Programming

Before programming thermal management, the STPCLK# mechanism must be set up for the CPU being used as described in Section 4.14.2.1, "STPCLK# Mechanism to Control CPU Power Dissipation". Enabling thermal management locks the STPCLK# bits and prevents them from being altered until the next hardware reset.

The thermal management option must be configured by setting the bits in SYSCFG A5h, A6h, and A7h, and then setting SYSCFG A5h[7] = 1. The register setting order is not important, but bit 7 of A5h must be set to 1 only after all other settings have been made. Once bit 7 is set, none of the thermal management registers, nor SYSCFG 61h[2] and 66h[0], can be written again without resetting the 82C558N device.

If the Doze mode is in progress when the thermal management unit engages (or vice-versa), the lower value of $t_{\rm hi}$ as set by the two schemes for STPCLK# modulation will be used.

4.14.3.4.3 SMI Generation

When the thermal management unit engages or disengages cool-down clocking, an SMI on PMI#25 can be generated. This feature is controlled through SYSCFG DBh[6]. When this SMI is being serviced, power management code can read SYSCFG A5h[7] to determine whether it was an entry into or an exit from cool-down clocking mode that caused the SMI.

PMI#25 is also shared with the EPMI3# event. If the SMI from EPMI3# is also enabled, on entry to the SMI software must check the state of the EPMI3# signal to determine whether the reason for the SMI is the external EPMI3# event or cooldown clocking entry/exit.

4.14.3.5 Emergency Overtemp Sense

It is possible for an external sensor to force the 82C558N permanently into cool-down clocking mode according to the parameters programmed for thermal management. When low, the EPMI1# input can cause the 82C558N to enter cooldown clocking mode. The existing SMI enable bits for EPMI1# are still operational regardless of the setting of the emergency overtemp enable bit. Therefore, an overtemp condition can also be programmed to cause an SMI so that the power management firmware will be made aware of the situation and instruct the user to shut down the system. In this way, a serious over-temperature condition cannot get out of control.



Page 158

Revision: 1.0

912-3000-032

9004196 0001321 806

The chip will remain in cool-down clocking mode, using the rate specified in Thermal Management Register 3 (defaults to a 50% duty cycle for STPCLK#), as long as the EPMI1# input remains triggered. The trigger specifications are the same as those for triggering the SMI: SYSCFG 40h[2] selects whether a high- or a low-level is active, and this same bit selects whether a high- or a low-level will engage cool-down clocking. The thermal management unit does not need to be enabled to use this feature.

EPMI1# can be used as the overtemp sense input even when the EPMI1# function has been moved to an external 74153 multiplexer (when the standard DACKMUX interface feature has been selected).

4.14.3.5.1 Programming

This option is enabled by writing a bit in the Feature Control Register (described later in this document). Once written, this bit cannot be changed without a hard reset of the chip.

When SYSCFG DBh[6] = 1, entry into or exit from cool-down clocking mode causes PMI#25 and an SMI. If the EPMI1# event is also programmed to cause an SMI, the following situation can occur.

- The thermal sensor input changes state, causing PMI#2 and an SMI.
- 2. Power management code services the SMI.
- The thermal management unit enters cool-down clocking mode.
- At this point, PMI#25 is generated along with another SMI.

Therefore, two SMIs will have been generated. On exit from cool-down clocking mode, only *one* SMI will be generated, since the active-to-inactive transition on EPMI1# does not cause another SMI. Power management software must be able to anticipate this situation and deal with it appropriately.

Table 4-81 Thermal	Management	Registers
--------------------	-------------------	-----------

7	6	5	4	3	2	1	0			
SYSCFG A5h			Thermal Manage	ment Register 1			Default = 00h			
Thermal Mgmt.:		Equilibrium Level (EQL[6:0]):								
0 = Disable 1 = Enable		This count corresponds to equilibrium operation. If the CPU Activity Counter exceeds EQL, EQL is simply subtracted from the upper activity count byte and sampling continues. If the count is below EQL, the count is cleared.								
alla de Santa de Sant	and There are the second		2015 - 35 210 - 251 - 251 - 25							
SYSCFG A6h			Thermal Manage	ment Register 2	2		Default = 00h			
			Overtemp Limi	it (OTL[7:0]):						
This cou	unt corresponds to	o an over-tempera	ture situation. If the cool-down		ounter exceeds	OTL, the 82C558N	engages			
SYSCFG A7h			Thermal Manage	ement Register 3	3		Default = 00h			
CPU efficiency	/ (CPUE[1:0]):	Cool-down hold	off (CDHO[1:0]):	Rese	erved	Cool-down time	-out (CDTO[1:0]):			
00 = Low power		00 = 32	seconds	(See SYSCF	FG AAh[7:5])	00 = 2	x CDHO			
01 = Moderate		01 = 64	seconds			01	= 3x			
10 = High		10 = 128	seconds			10	= 4x			
11 = Very high		11 = 256 seconds			11 = 5x					
SYSCFG A5h			Thermal Manage	ment Register 1			Default = 00h			

Thermal management enable, SYSCFG A5h[7] - Once written to 1, none of the thermal management registers can be cleared without a system reset. When read, this bit returns 1 only if cool-down clocking is currently taking place.

Cool-down holdoff, SYSCFG A7h[5:4] - Specify the time period of observation to allow before checking whether to enable cool-down clocking.

Cool-down clock rate, SYSCGFG A7h[3:2] - Specify the STPCLK# modulation duty cycle to use during cool-down clocking.

Cool-down time-out, SYSCFG A7h[1:0] - Specify the length of time, in terms of the cool-down holdoff selected, that the cool-down clocking will continue before normal operation is restored.

OPTi

912-3000-032 Revision: 1.0 Page 15:

9004196 0001322 742 🛲

4.14.4 Suspend and Resume

The 82C558N offers the ability to halt operations at extremely low power yet retain all its programming, called Suspend. The Viper-N Chipset will respond to interrupts to determine that a return to normal operation, called Resume, is necessary.

4.14.4.1 Suspend Mode

Suspend mode provides a significant level of power conservation. The Suspend initiation event, either a key or button depression or a time-out SMI, calls a software routine in SMM code to save the current state of the system for complete restoration at some later time. In this mode, most system power can be shut down while still retaining restorability. The lowest power consumption mode is that in which the DRAM is kept powered up (the system state is stored in the DRAM), the CPU is powered off, and the cache is also powered off. The 82C558N enters the Suspend mode when SYSCFG 50h[0] is set to 1. Software must control this event, even though a timer time-out may have initiated the process, because CPU processing must be completed in an orderly manner. Upon resuming from the Suspend mode, the controlling code must clear the Suspend PMI Event, PMI#7, by writing SYSCFG 5Ch[7] = 1. Otherwise, the 82C558N will never exit the Suspend mode the next time SYSCFG 50h[0] is set to 1.

The registers shown in Table 4-82 select the state of various signals during the Suspend mode. SYSCFG 59h[6] is used so that the system timers can be restarted to prevent false time-outs upon resuming from the Suspend mode. Refer to the Section 4.14.5, "Resume Event", to determine how to select the events that will cause the 82C558N to Resume operation after Suspend.

4.14.4.1.1 Suspend Mode Power Savings

While in the Suspend mode, the 82C558N can be programmed to save power in two ways: short-pulse refresh for normal DRAM or self-refresh for self-refresh DRAM, and slow interrupt scan.

4.14.4.1.2 Suspend Mode Refresh

The Suspend refresh rate is selected by programming the SYSCFG 12h[5:4] and/or 12h[3:2]. During the Suspend mode, refresh can be:

- 1. slow refresh based on the REFRESH#/32KHZ input to the 82C557, with a wide RAS# pulse width,
- 2. self-refresh initiated by 32kHz, or
- 3. short pulse width refresh based on the 32kHz clock.

The first option generates refresh in the same manner that refresh is generated during normal mode, with the RAS pulse width determined by SYSCFG 01h[5:4]. The second option can be used for self-refresh DRAMs with the initial control required to put the DRAM in self-refresh mode based on the 32kHz clock. The short pulse refresh mechanism is engaged for lowest DRAM power consumption during Suspend. In this mode, the refresh is based on the 32kHz clock, but the refresh pulse width is 100ns only. This pulse width is capable of retaining the DRAM data and results in lowest power consumption.

4.14.4.1.3 Multiplexed Inputs Scan Rate

The logic can scan for multiplexed inputs to the 82C558N interrupts at a slower rate during refresh. During normal mode, the sample rate is governed by the internally generated ATCLK. During Suspend mode, SYSCFG ADh[6] controls the frequency of ATCLK, and therefore, the sampling frequency. Note that a major reduction of power consumption can come from switching off all the clocks except the 32kHz clock during Suspend.

4.14.4.1.4 Suspend Mode HOLD Control

Asserting HOLD before stopping the clock is a common method used to tristate the CPU signals during Suspend, resulting in lower power consumption. Setting the Suspend mode HOLD control SYSCFG 66h[4] = 1 overrides this control, and is useful for zero volt CPU Suspend where all signals to the CPU must stay low.



Page 160

Revision: 1.0

912-3000-032

9004196 0001323 689

Table 4-82 Suspend Control Register Bits

7	6	5	4	3	2	1	0		
SYSCFG ADh	SYSCFG ADh Feature C				ontrol Register 3 Default = 00h				
Reserved		CPU power state in Suspend: 0 = Powered 1 = 0 volt	Reserved	INIT operation: 0 = Normal 1 = Toggle on Resume	Reserved		1000		
enit Harrynts				Projection programment	Find the absence that	化四碘基酚 经营业	W 4 1 2 19 19 19		
SYSCFG 59h			PMU Eve	nt Register 2			Default = 00h		
Allow software SMI: Reload timers on Resume: 0 = Disable 0 = No 1 = Yes		Resume INTR Suspend P 00 = D 11 = E	MI#7 SMI: Pisable	00 = 1	R PMI#5 SMI: IDLE_TIMER PMI#4 S Disable 00 = Disable Enable 11 = Enable		Disable		
		iyidee deel aasi ing		n grafina, se profesjorformatik i stati i med sesti 1800. Po se se finlederforgalis i med tali komin listi i sesti			orani, ĝis nom la Minhemore splitantem il 1. Omo ministroni milian vizitata de la 10. milioni.		
SYSCFG 50h			PMU Cont	rol Register 4			Default = 00h		
Software start SMI: 0 = Clear SMI 1 = Start SMI	Reserved	IRQ8 polarity: 0 = Active low 1 = Active high	14.3MHz to 82C558N: 0 = Enable 1 = Disable	Write = 1 to start Doze Read: Doze status 0 = Counting 1 = Timed out	Ready to Resume (RO): 0 = Not in Resume 1 = Ready to Resume	PMU mode (RO): 0 = Nothing pending 1 = Suspend active (clear PMI#6)	Start Suspend (WO): 1 = Enter Suspend mode		

Table 4-83 Suspend Mode Power Saving Feature Bits

7	6	5	4	3	2	1	o	
SYSCFG 66h	PMU Control Register 7							
Self-refresh DRAM	Suspend mode ATCLK fre-	Doze type: 0 = Modulate	Assert HOLD during suspend		Reserved		STPGNT cycle wait option:	
selection:	quency:	STPCLK#	0 = Yes				0 = Do not wait	
0 = Normal 1 = Self-refresh	0 = Derived from LCLK	1 = Keep STPCLK#	1 = No					
	1 = 32kHz	asserted	10 1 Table				STPGNT cycle before negat-	
	(overridden by						ing STPCLK#	
	SYSCFG							
	79h[0])		100					
		K Ghermun	25951899514176					
SYSCFG 12h			Refresh Co	ntrol Register			Default = 00h	
Reserved	Reserved	Suspend mode	refresh control:	Slow refr	esh control:	Generate	82C556	
		00 = Timing for	refresh based on	00 = Refre	sh on every	LA[23:17] from	generates	
		SYSCFG 12h[3:2](with refresh timing based on CLK input)		REFRESH# falling edge 08Fh (Refresh DMA Page			MP[7:4] for PCI	
							master writes:	
		01 = Self-refresh timing (refresh		REFRESH# falling edges Addr. Reg.)		0 = No		
			ials REFRESH#	1.85 and the second	on one in four	during refresh:	1 = Yes	
			time)	REFRESH# falling edges 0 = Disable 11 = Refresh on every 1 = Enable				
		E	resh pulse width					
		_ ~ ~	REFRESH# Rsrvd		e (both rising and			
	l	11.	KSIVU	Tal	ling)		1	



912-3000-032 Revision: 1.0 Page 161

- 9004196 0001324 515 **-**

4.14.5 Resume Event

A certain set of interrupt events can be enabled to Resume the system from the Suspend mode. The desired interrupts are grouped into a single event, called RSMGRP. RSMGRP can be enabled to generate an SMI if desired. The RINGI input and the SUS/RES# input can also trigger a Resume, and can also be enabled to generate an SMI if desired. Any one or more of the RSMGRP, RINGI, and SUS/RES# events are called a Resume event.

4.14.5.1 EPMI/IRQ Events

SYSCFG 6Ah and B1h select the EPMI and IRQ source(s) that will be allowed to trigger the system out of the Suspend mode. Once selected, setting SYSCFG 5Fh[5] = 1 enables the RSMGRP globally. On Resume, an SMI can be generated either from the EPMI events (through SYSCFG 58h and D9h) or PMI#6 event (through SYSCFG 59h). However, since the system usually is still in SMM when the Resume takes place, SMI generation is not normally necessary.

The IRQ and EPMI Resume enabling bits are shown in Table 4-84. Default for all bits is disabled. A rising edge on the enabled signal causes the Resume event for all selections except IRQ8; it is a falling edge on IRQ8 that Resumes operation

4.14.5.2 SUS/RES# and RINGI Events

When the RINGI input pin changes state and back enough to exceed the count set in SYSCFG 5Fh[3:0], and SYSCFG 5Fh[4] = 1, PMI#6 is generated to exit the Suspend mode. RINGI should be high for a minimum of 240ms and low for a minimum of 60ms when changing states. The RINGI input is sampled with a 32kHz clock; therefore rapid or unstable transitions may lead to unreliable counting.

The SUS/RES# input pin is always enabled to Resume the system, and should be pulled high to VCC if it will not be used in the system design. Resuming from SUS/RES# generates PMI#7.

Once a Resume event has occurred, SYSCFG 6Bh[2:0] should be read to determine the source(s). If SYSCFG 6Bh[1] = 1, a read of SYSCFG 6Ah and B1h will return the latched state of the any of the EPMI or IRQ lines that were originally enabled for Resume triggering. The latched Resume IRQ and EPMI source information in SYSCFG 6Ah and B1h is available until the PMI#6 bit (SYSCFG 5Ch[6]) is eventually written to 1 to clear the PMI generated. SYSCFG 50h[1] = 1 as long as the Resume PMI#6 remains active.

SYSCFG 61h[5:4] controls the debounce rate and polarity of SUS/RES#. These bits function as follows:

 00 = Active low, edge triggered PMI. PMI#7 is triggered on any high-to-low edge of SUS/RES#. Once the PMI is triggered, software must write SYSCFG 5Ch[7] = 1 to clear PMI#7 and deassert SMI#.

- To Resume: Once the system is in the Suspend mode, the next high-to-low edge on SUS/RES# will Resume operation.
- 01 = Active low, level-controlled PMI. Setting SUS/RES# low causes PMI#7 to go active; setting SUS/RES# high causes PMI#7 to go inactive. There is no latching associated with this function, so it is not necessary to write bit 5Ch[7] = 1 to deassert the SMI#.
 - To Resume: A low signal on SUS/RES# generates a resume function. Therefore, hardware/software must ensure that SUS/RES# is high before going into Suspend mode; otherwise, the system will Resume immediately.
- 10 = Active high, level-sampled PMI in 16ms. SUS/RES# must be sampled high for at least three 4ms clock edges before being recognized as a PMI. Therefore, it takes a maximum of 16ms for the SUS/RES# request to be recognized. Once the PMI is triggered, software must write bit 5Ch[7] = 1 to clear PMI#7 and deassert SMI#. Also, the SUS/RES# pin must be sampled low for four clock edges (20ms maximum) before the circuit is re-armed to generate the next PMI#7.
 - To Resume: Once the system is in the Suspend mode, a high level sampled on SUS/RES# for three 4ms clocks will resume operation.
- 11 = Active high, level-sampled PMI in 32ms. Same as above, but the sampling clock is 8ms instead of 4ms.
 Therefore, SUS/RES# must be sampled high for a maximum of 32ms before being recognized as a PMI, and must remain low for 40ms before the circuit is re-armed.
 - To Resume: Once the system is in suspend mode, a high level sampled on SUS/RES# for three 8ms clocks will resume operation.

These settings make the SUS/RES# function much more practical in a design where the switch is set to one specific level to command Suspend mode, and to the other level to command Resume mode.

Example:

A notebook design incorporates a lid switch that normally leaves SUS/RES# low during operation. SYSCFG 61h[5:4] are normally set to 11. When the lid is closed, SUS/RES# goes high. The 82C558N asserts SMI# 32ms later. Software services the SMI and recognizes PMI#7 active.

The software then prepares the system for the Suspend mode and reprograms SYSCFG 61h[5:4] = 00 to prepare for Resuming. Finally, the software writes SYSCFG 50h[0] = 1 to engage the Suspend mode.

Later the lid is raised and SUS/RES# goes low. Because SYSCFG 61h[5:4] = 00, the high-to-low edge on SUS/RES# generates a resume and PMI#7. Software then writes SYSCFG 61h[5:4] back to 11, clears PMI#7 by writing bit 5Ch[7] = 1, and returns to normal operation.



Page 162

Revision: 1.0

912-3000-032

3004196 0001325 451 **3**

Table 4-84	SUS/RES# and Res	ume Event Associated Register Bits	ì
------------	------------------	------------------------------------	---

7	6	5	4	3	2	1	0
SYSCFG 61h			Deboun	ce Register		<u> </u>	Default = 00h
LOWBAT, LLOWBAT debounce rate select: 00 = No debounce 01 = 250µs 10 = 8ms 11 = 500ms		SUS/RES# debounce rate select: 00 = Active low, edge-trig'd PMI 01 = Active low, level-controlled PMI 10 = Active high, level-sampled PMI in 16ms 11 = Active high, level-sampled PMI in 32ms (See Section 4.14.5.2, *SUS/ RES# and RINGI Events*)		PPWR0 auto- toggle in APM STPCLK mode: 0 = No PPWR0 auto-toggle 1 = Auto-toggle PPWR0 on entry and exit from APM STP- CLK mode	STPCLK# signal 0 = Disable 1 = Enable	APM STPCLK recovery time 00 = 120μs 01 = 240μs 10 = 1ms 11 = 2ms	
SYSCFG 6Ah		gymili Britaniji (1971) - 1 (p. 190	RSGGRP II	RQ Register 1	Tallia ether e pungabilda)	Sie Java baj ji dodansi	Default = 00h
EPMI1# Resume: 0 = Disable 1 = Enable	EPMI0# Resume: 0 = Disable 1 = Enable	IRQ8 Resume: 0 = Disable 1 = Enable	IRQ7 Resume: 0 = Disable 1 = Enable	IRQ5 Resume: 0 = Disable 1 = Enable	IRQ4 Resume: 0 = Disable 1 = Enable	IRQ3 Resume: 0 = Disable 1 = Enable	IRQ1 Resume: 0 = Disable 1 = Enable
SYSCFG B1h		rusiadi bili kan Kiliber da	RSMGRP II	RQ Register 2		tak in dirigedorski fra 190	Default = 00h
EPMI3# Resume: 0 = Disable 1 = Enable	EPMI2# Resume: 0 = Disable 1 = Enable	IRQ15 Resume: 0 = Disable 1 = Enable	IRQ14 Resume: 0 = Disable 1 = Enable	IRQ12 Resume: 0 = Disable 1 = Enable	IRQ11 Resume: 0 = Disable 1 = Enable	IRQ10 Resume: 0 = Disable 1 = Enable	IRQ9 Resume: 0 = Disable 1 = Enable
SYSCFG 5Fh	Print Print Supris in Province of Observations in Di	Are a little and the extraction strate to select the first term	PMU Conti	ol Register 6	Same a. Prim to Cost etimet.	aliza (6 ming) a — mente (n. 1964) talah libeti sajajaran d	Default = 00h
LCD_ACCESS includes ISA bus video access: 0 = Yes 1 = No	LCD_ACCESS includes local (VL/PCI) bus video access: 0 = No 1 = Yes	RSMGRP IRQs can Resume system: 0 = No 1 = Yes	Transitions on RINGI can Resume system: 0 = No 1 = Yes	Numb	er of RINGI trans	iltions to cause Re	esume

Table 4-85 Resume Source (Read Only)

7	6	5	4	3	2	1	0
SYSCFG 50h			PMU Cont	rol Register 4			Default = 00h
Software start SMI: 0 = Clear SMI 1 = Start SMI	Reserved	IRQ8 polarity: 0 = Active low 1 = Active high	14.3MHz to 82C558N: 0 = Enable 1 = Disable	Write = 1 to start Doze Read: Doze status 0 = Counting 1 = Timed out	Ready to Resume (RO): 0 = Not in Resume 1 = Ready to Resume	PMU mode (RO): 0 = Nothing pending 1 = Suspend active (clear PMI#6)	Start Suspend (WO): 1 = Enter Suspend mode
SYSCFG 6Bh			Resume Sour	ce Register (RO)			Default = 00h
Drive REFRESH#low during Suspend: 0 = No 1 = Yes		Rese	rved		SUS/RES# caused Resume: 0 = No 1 = Yes	RSMGRP caused Resume: 0 = No 1 = Yes	RINGI caused Resume: 0 = No 1 = Yes

OPTi

912-3000-032

Revision: 1.0

Page 163

■ 9004196 0001326 398 **■**

4.14.6 Chip-Level Power Conservation Features

A central design goal of the Viper-N Chipset was to incorporate power-reducing features wherever possible. To this end, several innovative methods of power conservation are implemented.

4.14.6.1 Automatic Keeper Resistors

Since there are times during normal operation in which the CPU tristates many of its output signals and no other source is driving these signals, the lines tend to float between logic transition levels. When this results in an oscillation, a substantial amount of current is consumed. For this reason, pullup or pull-down resistors are typically connected on these lines through external resistor packs. Even if resistors are integrated into the chipset itself, considerable current would be consumed during normal operation when the logic is active and is driving against these resistors.

By appropriately strapping the 82C556, it can be made to automatically engage pull-down resistors on the CPU data bus and pull-ups on the memory data bus when the bus is Idle. The 82C557 has keeper resistors that are automatically engaged as summarized in Table 3-9 (in Section 3.4, "82C557 Suspend Mode Support"). The keeper resistors on the 82C558N are engaged as summarized in Table 3-19 (in Section 3.7, "82C558N Suspend Mode Support").

4.14.6.2 Zero Volt CPU Suspend

The CPU interface of the Viper-N Chipset provides a zero volt Suspend option. Setting SYSCFG 18h[3], 18h[0], and ADh[5] = 1 enables zero volt CPU Suspend support. When set, the 82C557 and 82C558N will condition their outputs during Suspend assuming that the CPU has been powered down completely. The list of affected output signals are summarized in Table 3-9 and Table 3-19 (in the Signal Descriptions Sections for the 82C557 and 82C558N, respectively). Signals that would normally be maintained high to the CPU while in the Suspend mode are instead tristated.

This feature is generally used in conjunction with a feature on the INIT pin which, in this case, is used as the general purpose CPU reset (not as a software reset). By setting SYSCFG ADh[3] = 1, the INIT signal will toggle on Resume from Suspend to reset a CPU that has been powered down.

4.14.6.3 Stopping IPC Clock When Not In Use

Setting SYSCFG 50h[5] = 0 stops the clock going to the internal integrated 82C206. Primarily this setting affects the 8254-type clock/timer/counter circuit. If the timer will not be used to maintain the system clock, substantial power savings can be achieved by disabling this clock, and turning off the OSC clock generator if possible.



Page 164

Revision: 1.0 912-3000-032

■ 9004196 0001327 224 ■

Table 4-86 Keeper Resistors, 0V CPU Suspend, and Stopping IPC Clock Register Bits

Table 4-90 Neeper Resistors, 04 CPO Suspend, and Stopping in						PC Clock Register bits			
7	6	5	4	3	2	1	0		
SYSCFG A0h			Feature Control Register 1						
16-bit I/O decoding: 0 = Disable 1 = Enable	Global enable for automatic internal resistors: 0 = Disable 1 = Enable		Reserved						
SYSCFG 18h		en e	Signal State	Control Register	To the Company of Washington	A vitati in to 1949 il girman (1917) il s	Default = 00h		
5.0\ 0 = on		CAS[X]# 3.3V/ 5.0V selection: 0 = 5.0V drive on CAS[X]# lines 1 = 3.3V drive on CAS[X]# lines	Drive strength on memory address lines, RAS lines, and write enable line: 0 = 4mA 1 = 16mA	CPU status during Suspend: 0 = Powered on 1 = Powered off	PCI bus tristate control during Suspend: 0 = PCI bus parked by 82C557 1 = Tristate ⁽¹⁾	Cache status during Suspend: 0 = Powered on 1 = Powered off	Global 82C557 leakage control 0 = Disable 1 = Enable		
SYSCFG ADh			asa pashibu yayayi.	ntrol Register 3	prent printed film (1991)		Default = 00h		
Reserved		CPU power state in Suspend: 0 = Powered 1 = 0 volt	Reserved	INIT operation: 0 = Normal 1 = Toggle on Resume		Reserved	Delault - 001		
SYSCFG 50h	Linet Assubgasion at Lines of Store Co.		PMU Cont	rol Register 4			Default = 00h		
Software start SMI: 0 = Clear SMI 1 = Start SMI	Reserved	IRQ8 polarity: 0 = Active low 1 = Active high	14.3MHz to 82C558N: 0 = Enable 1 = Disable	Write = 1 to start Doze Read: Doze status 0 = Counting 1 = Timed out	Ready to Resume (RO): 0 = Not in Resume 1 = Ready to Resume	PMU mode (RO): 0 = Nothing pending 1 = Suspend active (clear PMI#6)	Start Suspend (WO): 1 = Enter Suspend mode		



912-3000-032

Revision: 1.0

Page 165

-- 9004196 0001328 160 **--**

4.14.7 Power Control Latch

There are 16 peripheral power pins (PPWR[15:0]) that are used to control power to individual peripherals through external 74373 latches. Each latch pin is controlled with its individual control bits in SYSCFG 54h, 55h, ABh, and EEh.

The value latched by PPWRL from the SA bus extends from PPWR15 through PPWR0, providing useful power control signals for up to 16 devices if all 16 bits are latched.

4.14.7.1 Hardware Considerations

The power control scheme uses the ISA bus SS[7:0] signals to additionally provide the inputs to a 74373-type latch. If all 16 signals will be used, two '373 devices are needed. The PPWRL1 and PPWRL0 signals from the 82C558N are active high and latch the SA[7:0] signals on the latch output on their falling edges.

The pins PPWR1 and PPWR0 have a recovery delay time associated with them when doing the Suspend/Resume function. These two pins can be used as a delay control for some component that needs some time to become stable once

power is restored. For example, after turning off the power to the clock oscillator during the Suspend mode, the Resume function will restore power to the clock oscillator and wait until the clock has had time to stabilize before continuing the Resume process.

During reset, the PPWRx latch signals (PPWRL1 and PPWRL0) are pulsed to set the PPWRx signals to a known state. After reset:

- PPWR[11:8] and PPWR[3:0] are set to 0 and
- PPWR[15:12] and PPWR[7:4] are set to 1.

The PPWRx signals will remain in this state until they are updated by writing to SYSCFG 54h, 55h, ABh, and EEh.

4.14.7.2 Programming

SYSCFG 54h, 55h, ABh, and EEh set the power control latch outputs. The upper bits ([7:4]) of each register select whether the corresponding bits [3:0] should be used to change the latch; if the enable bit is 0, the current latch setting will not be changed when the register is written.

Table 4-87 Power Control Register Bits

7	6	5	4	3	2	1	0	
SYSCFG 54h)	P	ower Control L	atch Registe	er 1		Default = 00h	
	Enable [3:0] to write I	atch lines PPWR[3:0]	:		R/W data bits	for PPWR[3:0]:		
	0 = D	isable			0 = Latch	output low		
	1 = E	nable			1 = Latch	output high		
			STANATAN MAKKUN		41300 July - 1034 1938			
SYSCFG 55h	1	P	ower Control L	atch Registe	er 2		Default = 0Fh	
Enable [3:0] to write latch lines PPWR[7:4]:				R/W data bits for PPWR[7:4] (Default = 1111):				
	0 = Disable			0 = Latch output low				
	1 = E	nable		1 = Latch output high				
		The Control of the Co		KUPÇAL LIKBIYA	and the state of t	6777 566 57 373- 546;		
SYSCFG AB	h	P	ower Control L	atch Registe	er 3		Default = 00h	
E	nable [3:0] to write la	atch lines PPWR[11:8]:					
	0 = D	isable						
	1 = E	nable		1 = Latch output high				
21/27/2012			erfruger under nerstuur – war staller Lander with mind als als als anderes				netto e vore ca	
SYSCFG EEI	SYSCFG EEh Power Control Latch Register					Default = 0Fh		
E	nable [3:0] to write la	tch lines PPWR[15:12	2]:	R/W data bits for PPWR[15:12] (Default = 1111):				
	0 = 0	isable			0 = Latcl	n output low		
	1 = Enable				1 = Latch	output high		



Page 166 Revision: 1.0

912-3000-032

■ 9004196 0001329 DT? **■**

4.14.7.3 Resume Recovery Time

SYSCFG 68h[3:2] determine the recovery time from PPWR[1:0] active after a Resume until the end of reset. The clock is guaranteed to be active for at least the last one-eighth of the recovery time. These bits are not affected by SYSCFG 68h[1:0].

These bits can be overridden by setting SYSCFG BEh[0] = 1, in which case the Resume recovery time will always be one second.

4.14.7.4 PPWR[1:0] Suspend Auto Toggle Feature

SYSCFG 68h[1:0] enable PPWR1 and PPWR0, respectively, to automatically toggle when entering and exiting Suspend. Using PPWR0 as an example: When bit 0 = 1 and the Viper-N Chipset has gone into the Suspend mode, PPWR0 gets set to the inverse of SYSCFG 54h[0]; mask SYSCFG 54h[4] is ignored. When exiting Suspend, PPWR0 is set to SYSCFG 54h[0] setting, followed by the recovery time delay set in bits 68h[3:2] before continuing the Resume operation.

4.14.8 Programmable Chip Select Feature

The 82C558N provides programmable chip select features that require no chip signals to be sacrificed. A total of four programmable chip selects are available and can decode either memory cycles or I/O cycles. For I/O chip select decoding, granularity can be specified to-the-byte, decoding a total of 10 bits. For ROM chip select decoding, granularity is to 16KB blocks anywhere in the ISA bus address space (16MB).

Note that the memory chip select feature should be used cautiously for ROMs residing below 1MB. Since the ROM to be selected is on the SD bus, the XD bus buffer may be directed toward the 82C558N for memory reads and could conflict with SD bus ROMs.

The registers that control the programmability and relocation of the general purpose chip selects shown in Table 4-89.

Table 4-88 Resume Recovery and Suspend Auto Toggle Register Bits

7	6	5	4	3	2	1	0
SYSCFG 68h			Clock Sou	rce Register 3			Default = 00h
R_TIMER	clock source	IDLE_TIMER	Colock source	00 = 8ms 01 = 32ms Note: Ignored	covery time: 10 = 128ms 11 = 30µs 1 if BEh[0] = 1.	and exit from 0 = 1	o-toggle on entry om Suspend: Disable Enable
SYSCFG BEh			ldle Reload Ever	nt Enable Registe	r 2		Default = 00h
GPCS3#_ ACCESS: 0 = Disable	GPCS2#_ ACCESS: 0 = Disable	COM2_ ACCESS: 0 = Disable	COM1_ ACCESS: 0 = Disable	GNR2_ ACCESS: 0 = Disable	HDU_ ACCESS: 0 = Disable	GNR4_ ACCESS: 0 = Disable	Override 68h[3:2]: 0 = No
1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Recover time 1s

OPTi

912-3000-032

Revision: 1.0

Page 167

■ 9004196 0001330 819 **■**

Table 4-89	Programmable	Chip Select	Registers
------------	--------------	--------------------	-----------

6 5	4	3	2	1	0
	Chip Select 0 Ba	se Address Regis	ter		Default = 00h
GF	PCS0# base address: A[8	3:1] (I/O) or A[22:15] (Memory)		
	Chin Select 0	Control Register		rumak udi di	Default = 00h
decode: Pead de			k hite for address	A(4:11 (I/O) or A(1	
		•			• •
	1 = Before ALE				
Ekistor aulest nedeletige.	Chin Salast 1 Ro	ee Address Begin	garragan minaggar tor	mit existence and a	Default = 00h
GE	•	•			Delauit - Von
	OO I# base address. At	7.1] (IIO) OF A[22:10) (Memory)		
	Chip Select 1	Control Register		,.	Default = 00h
decode: Read de	ecode: Chip select	GPCS1# mas	k bits for address	A[4:1] (I/O) or A[1	8:15] memory:
		A 1 in a particula	ar bit means that t	he corresponding	bit at 4Ch[3:0] is
£nable	1	•	d. This is used to	determine addres	s block size.
en electronistic del ser electronistic del ser electronistic del ser electronistic del ser electronistic del s			Taris i.m. (11 Action saladis)	ad RANG NA PARAGOA Alii	
	Chip Select 2 Ba	se Address Regis	ter		Default = 00h
GF	PCS2# base address: A[8	:1] (I/O) or A[22:15] (Memory)		
alo dulasti nidi	addining 2, 19 belled delend del		-gha-tawa:	44435443555555555555	not salikku. T
	Chip Select 2	Control Register			Default = 00h
decode: Read de		GPCS2# mas	k bits for address	A[4:1] (I/O) or A[1	8:15] memory:
	Subject				
inable 1 = En		•	ed. This is used to	determine addres	s block size.
				## 1517 5 17 H H H H H	n el de la capación d
	Chip Select 3 Ba	se Address Regis	ter		Default = 00h
GF	PCS3# base address: A[8	:1] (I/O) or A[22:15] (Memory)		
Maria de la particiona del la particiona della particiona					
·	Chip Select 3	Control Register			Default = 00h
	Sable	•			
Inable 1 - En			•		3 444 444
1975-14814 - 6565-14829.		AT I be that it is a	o in the graph with the second		
					Default = 0Fh
	-	GPCS3#	GPCS2#	GPCS1#	GPCS0# mask bit:
					A0 (I/O)
	. 1	A14 (Memory)	A14 (Memory)	A14 (Memory)	A14 (Memory)
Branch Committee		Andrew (1994)	Jan proggalas a		
	Chip Select C	cle Type Register	<u></u>		Default = 00h
		GPCS3#	GPCS2#	GPCS1#	GPCS0#
		1 * **	1	1	cycle type: 0 = I/O
		1 = ROMCS	1 = ROMCS	1 = ROMCS	1 = ROMCS
	decode: Read do Disable Enable 1 = Er decode: Read do Disable 1 = Er Gradecode: Read do Disable 1 = Er	Chip Select 0 Ba GPCS0# base address: A[8 Chip Select 0 decode: Read decode: 0 = Disable 1 = Enable 0 = W/Cmd 1 = Before ALE Chip Select 1 Ba GPCS1# base address: A[8 Chip Select 1 Ba GPCS1# base address: A[8 Chip Select 1 Ba GPCS2# base address: A[8 Chip Select 2 Ba GPCS2# base address: A[8 Chip Select 2 Ba GPCS2# base address: A[8 Chip Select 3 Ba GPCS3# base address: A[8 Chip Select 4 Ba GPCS0# base address: A[8 Chip Select 5 G	Chip Select 0 Base Address Regis GPCS0# base address: A[8:1] (I/O) or A[22:15 Chip Select 0 Control Register decode: Read decode:	Chip Select 0 Base Address Register GPCS0# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 0 Control Register Gecode: Disable 1 = Enable 0 = w/Cmd 1 = Before ALE Chip Select 1 Control Register GPCS1# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 1 Control Register GPCS1# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 1 Control Register GPCS1# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 2 Control Register GPCS2# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 2 Base Address Register GPCS2# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 2 Control Register GPCS2# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 3 Base Address Register GPCS3# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 3 Control Register GPCS3# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 3 Control Register GPCS3# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 3 Control Register GPCS3# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 3 Control Register GPCS3# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 3 Control Register GPCS3# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 3 Control Register GPCS3# mask bits for address active: A 1 in a particular bit means that anot compared. This is signable active: A 1 in a particular bit means that anot compared. This is signable active: A 1 in a particular bit means that anot compared. This is active: A 1 in a particular bit means that anot compared. This is active: A 1 in a particular bit means that anot compared. This is active: A 1 in a particular bit means that anot compared. This is active: A 1 in a particular bit means that anot compared. This is active: A 1 in a particular bit means that anot compared. This is active: A 1 in a particular bit means that anot compared. This is active: A 1 in a particular bit means that anot compared. This is active: A 1 in a particular bit means that anot compared. This i	Chip Select 0 Base Address Register GPCS0# base address: A[8:1] (I/O) or A[22:15] (Memory) Chip Select 0 Control Register decode: Read decode:



Page 168 Revisio

Revision: 1.0 912-3000-032

9004196 0001331 755

4.15 System Management Interrupt (SMI)

The 3.3V Pentium processor offers a System Management Interrupt (SMI) that allows external logic to signal to the CPU that a high priority event has occurred and must be serviced but should not in any way interfere with the application currently being processed. When the CPU senses its SMI input active, it saves the context of its current application and loads the context of its System Management Mode (SMM) handler routine from a protected part of RAM. SMM code can then proceed to determine the reason for the interrupt, service it appropriately, and return to application processing through a special RESUME instruction that restores the context as it originally was before the SMI.

The 82C558N handles up to 36 Power Management Interrupt (PMI) events that can be selectively enabled to cause an SMI to the CPU. Since some of these PMI events are actually a single indication from a group of events (such as a single PMI #6 that indicates whether any of the selected IRQ lines has gone active), the effective number of events that can be indicated is actually much greater than 36.

The PMI events that can be programmed to generate an SMI are listed in Table 4-90.

Table 4-90 SMI Sources

Source	PMI Name	Description
IRQ, DRO	, and EPMI SMI Sour	ces
#3	LOWBAT	Activity on Low Battery Pin
#0	LLOWBAT	Activity on Very Low Battery Pin
#1	EPMIO#	Activity on External Power Management Input 1
#2	EPMI1#	Activity on External Power Management Input 2
#24	EPMI2#	Activity on External Power Management Input 3
#25	EPMI3#	Activity on External Power Management Input 4
#26	RINGI	Activity detected on RINGI
#7	SUS/RES#	SUS/RES# input has been toggled
#6	INTRGRP	An interrupt from the INTRGRP set has occurred while the system was running
	- or -	-or-
	RSMGRP	An interrupt from the RSMGRP has occurred and resumed the system from Suspend mode
#28	DMA TRAP	Activity on DMA DRQ lines
#33	DOZE RELOAD	Exit from hardware Doze mode
Time-Out	Event SMI Sources	
#35	APM EXIT	Exit from APM (software) Doze mode
#4	IDLE_TIMER	IDLE_TIMER has timed out due to no I/O activity
#27	DOZE_TIMER	DOZE_TIMER has timed out due to inactivity
#5	R_TIMER	R_TIMER has timed out on its normal periodic basis
#8	LCD_TIMER	LCD_TIMER has timed out because of no screen activity
#9	DSK_TIMER	Floppy (and/or external hard) disk timer has timed out because of no activity
#19	HDU_TIMER	Time-out has occurred because no access has occurred in the internal IDE range
#10	KBD_TIMER	Keyboard timer has timed out because of no controller accesses
#11	GNR1_TIMER	Time-out has occurred because the memory or I/O range selected by GNR1 has had no activity
#16	GNR2_TIMER	Time-out has occurred because the memory or I/O range selected by GNR2 has had no activity
#30	GNR3_TIMER	Time-out has occurred because the memory or I/O range selected by GNR3 has had no activity
#32	GNR4_TIMER	Time-out has occurred because the memory or I/O range selected by GNR4 has had no activity
#17	COM1_TIMER	Time-out has occurred because no access has occurred in the COM1 range
Access E	vent SMI Sources	
#18	COM2_TIMER	Time-out has occurred because no access has occurred in the COM2 range
#14	KBD_ACCESS	Keyboard controller has been accessed, either before or after timer time-out depending on current/next access setting



912-3000-032

Revision: 1.0

Page 169

= 9004196 0001332 691 **==**

Table 4-90 SMI Sources (cont.)

Source	PMI Name	Description
#12	LCD_ACCESS	LCD controller has been accessed, either before or after timer time-out depending on current/next access setting
#13	DSK_ACCESS	Floppy (or external hard) disk controller has been accessed, either before or after timer time-out depending on current/next access setting
#23	HDU_ACCESS	Internal IDE has been accessed, either before or after timer time-out depending on current/next access setting
#15	GNR1_ACCESS	GNR1 range has been accessed, either before or after timer time-out depending on current/next access setting
#20	GNR2_ACCESS	GNR2 range has been accessed, either before or after timer time-out depending on current/next access setting
#29	GNR3_ACCESS	GNR3 range has been accessed, either before or after timer time-out depending on current/next access setting
#31	GNR4_ACCESS	GNR4 range has been accessed, either before or after timer time-out depending on current/next access setting
#21	COM1_ACCESS	COM1 has been accessed, either before or after timer time-out depending on current/next access setting
#22	COM2_ACCESS	COM2 has been accessed, either before or after timer time-out depending on current/next access setting

4.15.1 SMI Operation and Initialization

The 3.3V Pentium CPU uses the SMIACT# pin to indicate that it is currently executing SMM code. While in SMM, the default addresses put out by the CPU are in the 3000h and 4000h segments to execute SMM code and to access SMM data. However, the SMBASE Register of the CPU is programmable, and can be set to any other segment if desired. These SMRAM addresses put out by the CPU must be mapped to the A000h-B000h segments. The Viper-N Chipset directs these accesses to translation is performed only during SMM when the Viper-N Chipset receives the SMIACT# signal from the CPU. The A000h-B000h segments of DRAM main memory are usually unused and not accessed during normal mode because accesses to this area are redirected to the ISA or local bus for video. These segments are utilized by initializing them with SMM code/data at boot-up and write protecting them during normal mode of operation.

4.15.1.1 Loading Initial SMM Code and Data

On system initialization, the system management code and data segments must be loaded from ROM with the appropriate information. This information will reside in the DRAM segments at physical starting addresses A0000h and B0000h and, once loaded, will be write-protected except when the system is operating in SMM.

Step 1: System Initialization (not in SMM)

On system initialization, the BIOS must load initial code and data into the protected SMM memory space. Normally the system will still be executing out of ROM at this point, but the

memory subsystem is configured and enabled. A mechanism is provided by which the A000h-B000h DRAM area may be accessed even if the CPU is not in SMM. This mechanism is used to initialize the A000h-B000h DRAM area with SMM handler code/data.

The registers that pertain to initialization are shown in Table 4-92. SYSCFG 13h[3] is the SMRAM Access Control and provides a global control for address translation. The value of SYSCFG 14h[3] has different meanings according to whether the CPU is in SMM or not. If SYSCFG 13h[3] = 1, and SYSCFG 14h[3] = 1, normal mode CPU accesses in the A000h-B000h range are redirected to the DRAM A000h-B000h area. This feature is used for initializing the DRAM A000h-B000h range.

Table 4-91 SMIACT# Interpretation

SYSCFG 14h[3]	SMIACT# Inactive (Normal CPU Mode)
0	Disable SMRAM
1	Direct A000h-B000h accesses to SRAM (if SYSCFG 13h[3] = 1)

OPTi

Page 170

Revision: 1.0

912-3000-032

- 9004196 0001333 528 **-**

Table 4-92 SMRAM Access Control Bits

7	6	5 4	3	2	1 0
SYSCFG 13h		Memory S	Sizing Register 1		Default = 00h
Memory decode select:		ogical Bank 1 (RAS1#) FG 13h[7] set:	SMRAM: 0 = Disable		gical Bank 0 (RAS0#) FG 13h[7] set:
0 = Table lookup (compatible to 82C547) 1 = Full decode	000 = Disabled 100 = 2Mx36 001 = 256Kx36x2 101 = 4Mx36x2 010 = 512Kx36x2 110 = 8Mx36x2 011 = 1Mx36x2 111 = 16Mx36x2		1 = Enable (depending on SYSCFG 14h[3])	000 = Disabled 001 = 256Kx36x2 010 = 512Kx36x2 011 = 1Mx36x2	100 = 2Mx36x2 101 = 4Mx36x2 110 = 8Mx36 111 = 16Mx36x2

SYSCFG 14h)		Default = 00h			
Reserved: Write 0.	•	memory s ical Bank 3 (RAS3#) 6 13h[7] set: 100 = 2Mx36x2 101 = 4Mx36x2 110 = 8Mx36x2 111 = 16Mx36x2	If SMIACT# is inactive. 0 = Disable SMRAM 1 = Enable SMRAM If SMIACT# is active and SYSCFG 13h[3] =1: 0 = Enable SMRAM for Code and Data 1 = Enable	_	fical Bank 2 (RAS2#) 6 13h[7] set: 100 = 2Mx36x2 101 = 4Mx36x2 110 = 8Mx36x2 111 = 16Mx36x2
	001 = 256Kx36x2 010 = 512Kx36x2	101 = 4Mx36x2 110 = 8Mx36x2	SMRAM 1 = Enable SMRAM If SMIACT# is active and SYSCFG 13h[3] =1: 0 = Enable SMRAM for Code and Data	001 = 256Kx36x2 010 = 512Kx36x2	

SYSCFG 13h[3] and 14h[3] are used as follows when the CPU is not in SMM:

- 13h[3] = 0: No Relocation. This setting prevents application software from accessing SMI memory space.
- 13h[3] = 1:
 - If 14h[3] = 1, CPU addresses in the A000h-B000h segments go to SMI memory space the DRAM segments at A000h-B000h. This setting provides the mechanism for initially loading SMI code to the A000h-B000h region.
 - If 14h[3] = 0, the A000h-B000h area in DRAM cannot be accessed.

The significance of 14h[3] during SMM is explained later.

The BIOS sets 13h[3] = 1 and 14h[3] = 1. It can then load code and data into DRAM segments A000h and B000h. This first load operation must be addressed to the A000h and B000h segments. Upon completing the loading of all initial SMM code and data, the BIOS clears 14h[3] to 0 to protect the SMM space.



912-3000-032 Revision: 1.0 Page 171

= 9004196 0001334 464 **=**

Step 2: Loading the Code to Change the SMBASE Register of the CPU

Having loaded the code and data, the BIOS must now generate an SMI to enter SMM so that it can complete the SMM initialization process (changing SMBASE to A0000h and for performing system-specific tasks; the SMBASE Register can only be changed from within SMM mode). The SMBASE Register of the CPU is by default 30000h, and the first code fetch in SMM is from 38000h. Before generating an SMI, the ROM BIOS must load code from physical address 38000h onwards to change the SMBASE Register of the CPU and to resume normal mode.

Step 3: Software generation of SMI

To allow software SMI generation to take place, SYSCFG 59h[7] must be written to 1. Writing SYSCFG 50h[7] = 1 asserts SMI# to the CPU to start SMM operation. Writing SYSCFG 50h[7] = 0 clears the SMI. The SMI routine **must** clear this bit; otherwise, SMI requests will be generated continuously.

Step 4: Reprogramming SMBASE

Once the system has entered SMM for the first time at 38000h, the CPU SMBASE value can be reprogrammed for future use.

- SMM initialization code updates the SMBASE value in the CPU register save area to A0000h.
- SMM initialization code clears the Software Start SMI (SYSCFG 50h[7]).
- SMM initialization code generates a RESUME instruction to return control to the BIOS initialization code. The new SMBASE value gets written to the CPU registers.

4.15.1.2 Run-Time SMI Address Relocation

The Dynamic SMI Relocation feature provides full memory access control while in SMM. SMI relocation at run time is controlled by SYSCFG 14h[3] if SYSCFG 13h[3] = 1.

If SYSCFG 13h[3] is set, during SMM, either all CPU accesses to the A000h-B000h range, or only accesses to code may be mapped to the A000h-B000h range in DRAM memory. The active SMIACT# signal and the status of SYSCFG 14h[3] determine whether both code and data accesses or only code accesses are mapped to DRAM. If SYSCFG 14h[3] = 1, only code accesses are mapped to DRAM and data accesses are not translated to SMI space. This allows data in the A000h-B000h memory space to be accessed and saved to disk. If SYSCFG 14h[3] = 0, both code and data accesses are translated to SMI space.

4.15.2 SMI Event Generation

The registers shown in Table 4-94 control the events that are allowed to generate an SMI. The programming occurs as follows: time-out, access, and interrupt events must be programmed to generate a PMI, then the PMI event must be enabled to generate the SMI signal; finally, SMIs are globally unmasked to allow full operation.

4.15.2.1 Time-out Event Generation of SMI

For time-out events, simply loading a non-zero timer value and generating a dummy access presets PMI generation on the next time-out. Refer to the Section 4.14.1.1.1, "Timers" for information on programming the timers.

Table 4-93 Software SMI Enable Register Bits

		_					
7	6	5	4	3	2	1	0
SYSCFG 59h			PMU Eve	nt Register 2			Default = 00h
Allow software SMI: 0 = Disable 1 = Enable	Reload timers on Resume: 0 = No 1 = Yes	Resume INTR Suspend Pl 00 = D 11 = E	MI#7 SMI: isable nable	R_TIMER PMI#5 SMI: 00 = Disable 11 = Enable		IDLE_TIMER PMI#4 SMI: 00 = Disable 11 = Enable	
SYSCFG 50h				rol Register 4			Default = 00h
Software start SMI: 0 = Clear SMI 1 = Start SMI	Reserved	IRQ8 polarity: 0 = Active low 1 = Active high	14.3MHz to 82C558N: 0 = Enable 1 = Disable	Write = 1 to start Doze Read: Doze status 0 = Counting 1 = Timed out	Ready to Resume (RO): 0 = Not in Resume 1 = Ready to Resume	PMU mode (RO): 0 = Nothing pending 1 = Suspend active (clear PMI#6)	Start Suspend (WO): 1 = Enter Suspend mode



Page 172

Revision: 1.0

912-3000-032

💻 9004196 0001335 3TO 🖿

4.15.2.2 Access Event Generation of SMI

Access events can be programmed to generate an SMI. The 82C558N classifies accesses as Current Access or a Next Access depending on whether the timer associated with that access range is still running or has timed out.

- Next Access Occurs after a time-out, the first time soft-ware attempts to access the range that caused the time-out. The Next Access feature provides a way for I/O accesses to a peripheral whose timer has timed out to cause an SMI so that the peripheral can be powered up before the access takes place. Next access can also restart system clocks when the system is in the doze mode.
- Current Access Occurs any time this feature is enabled for a range, whether or not the device has timed out. The Current Access PMI can be programmed to cause an SMI, but cannot provide any automatic means of controlling system clocks.

If both the Current Access and Next Access features are enabled for an event and the timer has timed out, an access will only cause a single SMI. Since both access types use the same PMI#, clearing either one clears both events.

The I/O blocking bit, SYSCFG DBh[7], operates as follows. This selection allows the I/O access that causes a Next Access PMI to be either blocked (if the peripheral is turned off, for example) or passed through. DBh[7] = 0 means the I/O will not be blocked; DBh[7] = 1 means the I/O on Next Access will be blocked and the CPU must be programmed to restart the I/O command if desired. The feature defaults to "blocked".

Table 4-94 Current and Next Access Registers

7	6	5	4	3	2	1	0
SYSCFG 5Bh			PMU Ever	nt Register 4			Default = 00h
Reserved	Global SMI control: 0 = Allow 1 = Mask	Reserved		GNR1 next access PMI#15: 0 = Disable 1 = Enable	KBD next access PMI#14; 0 = Disable 1 = Enable	DSK next access PMI#13: 0 = Disable 1 = Enable	LCD next access PMI#12: 0 = Disable 1 = Enable
SYSCFG DBh		Ne	xt Access Event	Generation Regi	ster 2		Default = 00h
I/O blocking control: 0 = Block I/O on next access trap 1 = Unblock	SMI on cooldown clocking entry/exit: 0 = Disable 1 = Enable	External EPMI3# pin polarity: 0 = Active high 1 = Active low	External EPMI2# pin polarity: 0 = Active high 1 = Active low	HDU_ ACCESS PMI#23 on next access: 0 = No 1 = Yes	COM2_ ACCESS PM#22 on next access: 0 = No 1 = Yes	COM1_ ACCESS PMI#21 on next access: 0 = No 1 = Yes	GNR2_ ACCESS PMI#20 on next access: 0 = No 1 = Yes
SYSCFG DEh		Cur	rent Access Eve	nt Generation Re	gister		Default = 00h
HDU_ ACCESS PMI#23 on current access: 0 = No 1 = Yes	COM2_ ACCESS PMI#22 on current access: 0 = No 1 = Yes	COM1_ ACCESS PMI#21 on current access: 0 = No 1 = Yes	GNR2_ ACCESS PMI#20 on current access: 0 = No 1 = Yes	GNR1_ ACCESS PMI#15 on current access: 0 = No 1 = Yes	KBD_ ACCESS PMI#14 on current access: 0 = No 1 = Yes	DSK_ ACCESS PMI#13 on current access: 0 = No 1 = Yes	LCD_ ACCESS PMI#12 on current access: 0 = No 1 = Yes
SYSCFG E9h	**************************************	288617.53 (1981)	PMU Ever	nt Register 7	THE ESTABLE COMPRISED OF THE	en te transmission de la policie de la companie de	Default = 00h
GNR4_TIMER PMI#30 SMI: 00 = Disable 11 = Enable		00 = 0	R PMI#29 SMI: Disable Enable	GNR4_ ACCESS PMI#32 on current access: 0 = No	GNR4_ ACCESS PMI#32 on next access: 0 = No	GNR3_ ACCESS PMI#31 on current access: 0 = No	GNR3_ ACCESS PM#31 on next access: 0 = No

OPTi

912-3000-032

Revision: 1.0

Page 173

9004196 0001336 237 📰

4.15.2.3 Interrupt Event Generation of SMI

Asynchronous events from peripheral devices requesting service from the CPU are known as interrupt events. Interrupts in this context include both the traditional AT architecture IRQs and additional inputs known as external power management inputs. For the 82C558N logic, the desired interrupts are all grouped into a single event called INTRGRP. INTRGRP can then be enabled to cause an SMI.

If it is desired to generate an SMI from the INTRGRP event, setting SYSCFG 57h[6] = 1 will allow any of the selected interrupt events to generate PMI #6. Once in the SMI handler, the SMM code can read the SYSCFG 64h and A4h to determine which of the interrupt(s) caused the event. The IRQs will remain latched for reading in these registers until PMI #6 is cleared, at which time any latched sources are cleared. The INTRGRP IRQ Select Registers are shown in Table 4-95.

4.15.2.4 DRQ Event Generation of SMI

The 82C558N allows activity on the DRQ pins to generate an SMI. The SMI takes place before the DMA transfer occurs, allowing SMM code to emulate or modify the operation. Writing the bit to clear the PMI allows any pending DMA operation to take place immediately. Note that there are certain latency limitations for DMA operations. For example, floppy disk DMA transfers generally must be serviced within 14µs from receipt of DRQ2 in order to avoid an overrun condition. Entry into SMM requires a considerable amount of time in itself. Therefore, SMM routines that trap DMA accesses must be structured concisely so that the DMA cycle is allowed to occur before the latency limit exceeded. Table 4-96 shows which register bits apply to this application.

Table 4-95 INTRGRP IRQ Select Register Bits

7	6	5	4	3	2	1	0
SYSCFG 64h			INTRGRP IRQ	Select Register 1		·	Default = 00h
IRQ14:	IRQ8:	IRQ7:	IRQ6:	IRQ5:	IRQ4:	IRQ3:	IRQ1:
0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable
1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable
	igario el la elektrica	KAPANGATERA CAL		Free passes of the Section of the Se	Andri with the Million	ACTEROPHY CANADISE AND CO	COMMON TO THE SECTION OF
SYSCFG A4h			INTRGRP IRQ	Select Register 2	2		Default = 00h
Test Bit:	IRQ15:	IRQ13:	IRQ12:	IRQ11:	IRQ10:	IRQ9:	IRQ0:
Write as 0	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable
	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable
CHARLES WAS ARREST OF THE SAME	And the State of t			Magazi es commune aga	er er i der er mit er er frankligt de de gebeit.		n na managaran kara
SYSCFG 57h			PMU Contr	ol Register 5			Default = 00h
Reserved	INTRGRP gen-	DSK_ACCESS	DSK_ACCESS		Res	erved	
	erates PMI#6:	includes FDD:	includes HDD				
	0 = Disable	0 = Yes	0 = Yes				
	1 = Enable	1 = No	1 = No				

Table 4-96 DMA DRQ Trap SMI Register Bits

7	6	5	4	3	2	1	0
SYSCFG D6h			PMU Contro	ol Register 10			Default = 00h
DSK_ACCESS: 0 = 3F5h only 1 = All FDC Ports (3F2,4,5,7h, & 372,4,5,7h)	DMA trap PMI#28 SMI: 0 = Disable 1 = Enable	DMAC1 byte pointer flip-flop (RO): 0 = Cleared 1 = Set	APM doze exit PMI#35: 0 = Disable 1 = Enable	SBHE# status trap (RO)	I/O port access trapped (RO): 0 = I/O read 1 = I/O write	Access trap bit A9 (RO)	Access trap bit A8 (RO)
SYSCFG DDh			PMU SMI So	urce Register 4			Default = 00h
	Reserved		PMI#28, DMA: 0 = Clear 1 = Active	PMI#27, DOZE_TIMER: 0 = Clear 1 = Active	PMI#26, RINGI: 0 = Clear 1 = Active	PMI#25, EPMI3# pin/ cool-down clocking: 0 = Clear 1 = Active	PMI#24, EPMI2# pin: 0 = Clear 1 = Active



Page 174 Revision: 1.0 912-3000-032

= 9004196 0001337 173 **=**

4.15.3 Enabling of Events to Generate SMI

The registers listed in Table 4-97 allow PMI events that are enabled to generate timer time-outs, accesses, and interrupts to cause SMIs. Before setting the SMI Event Enable Registers, time-outs, accesses, and interrupts must be individually enabled to generate PMI events as follows.

- For time-out events, loading a non-zero timer value and generating a dummy access presets PMI generation on the next time-out.
- For current access events, the appropriate current access enable bit must be set to preset PMI generation on the following access.
- For next access events, the appropriate next access enable bit must be set. Then, a valid time-out must take place to preset PMI generation on the following access.

 For interrupt events, the corresponding INTRGRP bit must be set and INTRGRP must be enabled to generate PMI #6. Then, on any enabled interrupt PMI #6 will occur.

Only after all desired PMI events have been enabled should the PMI be enabled to generate an SMI through the register set below. Setting SYSCFG 5Bh[6] = 1 then unmasks all the SMIs previously enabled.

Note that a resume event can be enabled to generate PMI #6. Refer to the "Suspend and Resume" section for details on enabling resume events.

4.15.3.1 PMI #25 Triggers

The PMI #25 event is shared by both EPMI3# and the thermal management unit. SYSCFG D9h[3:2] enable SMI for EPMI3# only. SYSCFG DBh[6] enables SMI only for cooldown clocking entry and exit.

Table 4-97	SMI Event Er	nable Registe	rs				
7	6	5	4	3	2	1	0
SYSCFG 5Bh			PMU Ever	nt Register 4			Default = 00h
Reserved	Global SMI control:	Res	erved	GNR1 next access PMi#15:	KBD next access PMI#14:	DSK next access PMI#13:	LCD next access PMI#12
	0 = Allow 1 = Mask				0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable
		atherman birth sin					Default = 00h
SYSCFG 58h		T		nt Register 1	THE SALE OF THE TAKE		
00 = Disable	LOWBAT PMI#3 SMI: EPMI1# PMI#2 SMI: EPMI0# PMI#1 SMI: = Disable					LLOWBAT 00 = Disable	PMI#0 SMI: 11 = Enable
SYSCFG D9h	Septimon processing the Party September		PMU Ever	nt Register 6		ome se com one more se estado	Default = 00h
00 = 0 01 = Enab 10 = Enab	R PMI#27 SMI: Disable le DOZE_0 le DOZE_1 able both	00 = 1	/I#26 SMI: Disable Enable	PMI#2 00 = 0	down clocking 25 SMI: Disable Enable	1 = 00	Mi#24 SMI: Disable Enable
SYSCFG 5Ah			PMU Ever	nt Register 3			Default = 00h
GNR1_TIMEF 00 = Disable	R PMI#11 SMI: 11 = Enable	KBD_TIMER 00 = Disable	PMI#10 SMI: 11 = Enable	DSK_TIMER 00 = Disable	R PMI#9 SMI: 11 = Enable	LCD_TIMER 00 = Disable	R PMI#8 SMI: 11 = Enable
SYSCFG D8h	itanian in his ana sees da sa a 🍎 🧍		PMU Eve	nt Register 5	The second second	2 2 2 2 2 4 2 4 2 4 2 4 4 4 4 4 4 4 4 4	Default = 00h
	ER PMI#19 S PMI#23 SMI:		MER PMI#18 SS PMI#22 SMI:		MER PMI#17 SS PMI#21 SMI:	GNR2_ACCES	IER PMI#16 SS PMI#20 SMI;
00 = Disable	11 = Enable	00 = Disable	11 = Enable	00 = Disable	11 = Enable	00 = Disable	11 = Enable
SYSCFG 59h		il into the same object to the	PMU Eve	nt Register 2	in the residence of the second of the	A Life was took and a first and a first state.	Default = 00l
Allow software SMI: 0 = Disable	Reload timers on Resume: 0 = No	mers Resume INTRGRP PMI#6, me: Suspend PMI#7 SMI:		R_TIMER PMI#5 SMI: 00 = Disable 11 = Enable		IDLE_TIMER PMI#4 SMI: 00 = Disable 11 = Enable	



912-3000-032 Revision: 1.0 Page 175

11 = Enable

- 9004196 0001338 00T **-**

1 = Yes

1 = Enable

Table 4-97 SMI Event Enable Registers (cont.)

7	6	5	4	3	2	1	0
aataarii ah hiiki shiira		Subgasor in the treat to collective	and Christy son () god	of outside in the sound do in the death.		retal. Stadies reteir-	engasija a maa aj ja sa
SYSCFG DBh		Ne	xt Access Event	Generation Regis	ster 2		Default = 00h
I/O blocking control: 0 = Block I/O on next access trap 1 = Unblock	SMI on cooldown clocking entry/exit: 0 = Disable 1 = Enable	External EPMI3# pin polarity: 0 = Active high 1 = Active low	External EPMI2# pin polarity: 0 = Active high 1 = Active low	HDU_ ACCESS PMI#23 on next access: 0 = No 1 = Yes	COM2_ ACCESS PMI#22 on next access: 0 = No 1 = Yes	COM1_ ACCESS PMI#21 on next access: 0 = No 1 = Yes	GNR2_ ACCESS PMI#20 on next access: 0 = No 1 = Yes
SYSCFG E9h	· · · · · · · · · · · · · · · · · · ·		PMU Even	t Register 7			Default = 00h
00 = 0	R PMI#30 SMI: Disable Enable	00 = E	R PMI#29 SMI Disable Enable	GNR4_ ACCESS PMI#32 on current access: 0 = No 1 = Yes	GNR4_ ACCESS PMI#32 on next access: 0 = No 1 = Yes	GNR3_ ACCESS PMI#31 on current access: 0 = No 1 = Yes	GNR3_ ACCESS PMI#31 on next access: 0 = No 1 = Yes



Page 176

Revision: 1.0

912-3000-032

■ 9004196 0001339 T46 ■

4.15.4 Servicing an SMI

The register set shown in Table 4-98 is used by SMM code to enable system events to cause SMIs, to determine the events that caused an active SMI, and to clear the events. Determining the source of the SMI is an uncomplicated procedure.

- Upon entry to SMM, read the SYSCFG 5Ch, 5Dh, DCh, DDh, and EAh. Any non-zero bits indicate PMI sources. More than one can be active.
- The PMI number will indicate the source of the service request. If the PMI #6 is generated, also read SYSCFG

64h and A4h (described earlier in the "Interrupt Event Generation of SMI" section) to determine which IRQ line was responsible for the event.

- Service the events in the order desired; upon completion of each service, write a 1 back to the event source register bit to clear that event. Continue in this manner until all events are serviced and all the service registers are clear.
- Issue the proper CPU instruction to return from SMM operation. If any events are still pending, most CPUs will immediately re-enter SMM.

Table 4-98 SMI Service Registers

1 abic 4-30	SIMIL SELVICE	registers					
7	6	5	4	3	2	1	0
SYSCFG 5Ch			PMI Source	e Register 1			Default = 00h
PMI#7, Suspend: 0 = Not Active 1 = Active	PMI#6, Resume or INTRGRP: 0 = Not Active 1 = Active	PM#5, R_TIMER time-out: 0 = Not Active 1 = Active	PMI#4, IDLE_TIMER time-out: 0 = Not Active 1 = Active	PMI#3, LOWBAT: 0 = Not Active 1 = Active	PM#2, EPMI1#; 0 = Not Active 1 = Active	PMI#1, EPMIO#: 0 = Not Active 1 = Active	PM#0, LLOWBAT: 0 = Not Active 1 = Active
						W 144457 2006240	international C
SYSCFG 5Dh			PMI Source	e Register 2			Default = 00h
PMI#15, GNR1_ ACCESS: 0 = None 1 = Active	PMI#14, KBD_ACCESS: 0 = Not Active 1 = Active	PMI#13, DSK_ACCESS: 0 = Not Active 1 = Active	PMI#12, LCD_ACCESS: 0 = Not Active 1 = Active	PMI#11, GNR1_TIMER: 0 = Not Active 1 = Active	PMI#10, KBD_TIMER: 0 = Not Active 1= Active	PMI#9, DSK_TIMER: 0 = Not Active 1 = Active	PMI#8, LCD_TIMER: 0 = Not Active 1 = Active
						a valda de espesado e	
SYSCFG DCh			PMU SMI So	urce Register 3			Default = 00h
PMI#23, HDU_ ACCESS: 0 = None 1 = Active	PMI#22, COM2_ ACCESS: 0 = Clear 1 = Active	PMI#21, COM1_ ACCESS: 0 = Clear 1 = Active	PMI#20, GNR2_ ACCESS: 0 = Clear 1 = Active	PMI#19, HDU_ TIMER: 0 = Clear 1 = Active	PMI#18, COM2_ TIMER: 0 = Clear 1 = Active	PMI#17, COM1_ TIMER: 0 = Clear 1 = Active	PMI#16, GNR2_ TIMER; 0 = Clear 1 = Active
SYSCFG DDh		**	PMIISMISA	urce Register 4			Default = 00h
	Reserved		PMI#28, DMA: 0 = Clear 1 = Active	PMI#27, DOZE_TIMER: 0 = Clear 1 = Active	PMI#26, RINGI: 0 = Clear 1 = Active	PMI#25, EPMI3# pin/ cool-down clocking: 0 = Clear 1 = Active	PMI#24, EPMI2# pin; 0 = Clear 1 = Active
		美國國際 中國國際的	led Problem and and a				
SYSCFG EAh			PMU Sour	ce Register 5			Default = 00h
Reserved	APM Doze exit PMI#35: 0 = Inactive 1 = Active	Hot docking time-out SMI PMI#34 0 = Inactive 1 = Active	H/W DOZE_ TIMER reload PMI#33 0 = Inactive 1 = Active (on Doze exit)	GNR4_ ACCESS PMI#32 0 = Inactive 1 = Active	GNR3_ ACCESS PMI#31 0 = Inactive 1 = Active	GNR4_ TIMER PMI#30 0 = Inactive 1 = Active	GNR3_ TIMER PMI#29 0 = Inactive 1 = Active



912-3000-032 Revision: 1.0 Page 177

9004196 0001340 768

4.15.4.1 PMI Source Register Details

SYSCFG 5Ch, 5Dh, DCh, DDh, and EAh indicate the SMI source. When a PMI event occurs, the corresponding bit will be set to 1 and the SMI# signal will then be generated. In the SMI service routine, SMM code must check these registers for the PMI source(s) and then clear them. Otherwise, for all but the EPMI pins, the latched PMI source will generate SMI# continuously. SMI code normally clears only one event at a time to keep track of the events as they are serviced, but all events can be cleared at once if desired. Note that clearing SYSCFG 5Ch[6] will clear SYSCFG 5Ch[7] also.

Refer to the "Suspend and Resume" section of this document for information on PMI #6 when it is used to indicate a resume event.

4.15.4.2 EPMI Pin PMI Sources

The EPMI[1:0]# pins' PMI source indicator bits behave a little differently than the rest of the PMI source indicator bits. For PMIs #1 and #2, the EPMI[1:0]# inputs are **not** latched by default, so SYSCFG 5Ch[2:1] are not latched. Therefore, an

external device could trigger an SMI by toggling one of the EPMI[1:0]# lines, but if the device returns the EPMI line to its inactive state before SMM code reads SYSCFG 5Ch[2:1], the code would not be able to recognize the event that triggered the SMI. Likewise, an EPMI[1:0]# edge could initiate a resume from suspend mode, but then would not be recognized if the EPMI pin went to its inactive state.

SYSCFG A1h[0] is provided to allow EPMI[1:0]# to be latched like other PMIs. If SYSCFG A1h[0] is written to 1, EPMI[1:0]# events will be latched at SYSCFG 5Ch[2:1]. Writing a 1 into the active bit(s) then clears the PMI.

For PMIs #24 and #25, the EPMI[3:2]# inputs are always latched, regardless of the A1h[0] setting.

4.15.5 I/O SMI Trap Indication

The 82C558N provides a means for SMM code to determine the I/O port whose access caused the SMI, a bit to indicate whether the access was a read or a write, as well as the write data with SBHE# status for write instructions. The registers that provide the above data are shown in Table 4-99.

Table 4-99 I/O SMI Trap Indication Registers

7	6	5	4	3	2	1	0
SYSCFG D6h			PMU Contro	ol Register 10			Default = 00h
DSK_ACCESS: 0 = 3F5h only 1 = All FDC Ports (3F2,4,5,7h, & 372,4,5,7h)	DMA trap PMI#28 SMI: 0 = Disable 1 = Enable	DMAC1 byte pointer flip-flop (RO): 0 = Cleared 1 = Set	APM doze exit PM#35: 0 = Disable 1 = Enable	SBHE# status trap (RO)	I/O port access trapped (RO): 0 = I/O read 1 = I/O write	Access trap bit A9 (RO)	Access trap bit A8 (RO)
SYSCFG D7h	(calangoarfici lya		Access Port Ac	idress Register 1		hadi munikabadi kapateni pura e se	Default = 00h
SYSCFG EBh Rese		These hits along			2 ress bits A[15:10]: the 16-bit address		Default = 00h
	ekse li kalikingi vis - Ti Ali		indicates whether	an I/O read or an	I/O write access way O instruction that w	as trapped. D6h[3	
SYSCFG ECh			Write Trap R	Register 1 (RO)			Default = 00h
	Along with SYSC	FG EDh[7:0], this		ta trap[15:8]: the 16-bit write da	ata for trapped I/O	write instructions.	
SYSCFG EDh			Write Trap R	Register 2 (RO)			Default = 00h
	Along with SYSO	CFG ECh[7:0], this	and the second s	nta trap[7:0]: the 16-bit write da	ata for trapped I/O	write instructions	



Page 178 Revision: 1.0

912-3000-032

■ 9004196 0001341 6T4 **■**

4.16 Utility Registers

The registers below provide SMM code with a general purpose storage region and a means of generating warning beeps on the system speaker without modifying the AT-compatible I/O ports.

Table 4-100 Utility Registers

7	6	5	4	3	2	1	0
SYSCFG 52h			Scratchpa	d Register 1			Default = 00h
			General purpo	se storage byte			
	KANG PAGI 100 PATAH me				HSV Some The Confession and States		arki Ruji barkan d
SYSCFG 53h			Scratchpa	d Register 2			Default = 00h
			General purpo	se storage byte			
					Tibel - Alexandra Loran encode Sala - Land Land Land beat manager	RET IS TO BE SEVERISHED.	
SYSCFG 6Ch			Scratchpa	d Register 3			Default = 00h
				se storage byte			
	SELECTIV SALVEST SAL	Paracological Trace					Beniner Serie (1919)
SYSCFG 6Dh			Scratchpa	d Register 4			Default = 00h
			General purpo	se storage byte			
	ini yak filikamia. Propinyi, yakibilan Bukutawa ni pantawa 1886 ilikuwa 1886	idele incompetentitus			RESTA SERVICE DE		
SYSCFG 6Eh			· ·	d Register 5			Default = 00h
			General purpo	se storage byte			
					Westerleiche Albert 1867		
SYSCFG 6Fh				d Register 6			Default = 00h
			General purpo	se storage byte			
							Stati Madalah Marenda
SYSCFG 51h			Beeper Co	ntrol Register			Default = 00h
		Res	erved			Beeper	control:
						00 = No Action	10 = Off
						01 = 1kHz	11 = 2kHz



912-3000-032 Revision: 1.0 Page 179

■ 9004196 0001342 530 ■

4.17 ISA Bus Hot Docking Feature

The "hot" attachment of a docking station to a notebook computer requires the computer to have certain capabilities that are listed below:

- A mechanism to sense the beginning and the end of docking.
- The ability to tristate the ISA bus when docking is in progress and to not generate an ISA bus cycle during that period.
- The capability of either continuing with normal operation, or of generating an SMI if the end of docking is not sensed within a certain time period

The docking station also needs to have the capability of indicating the start of docking and the capability to indicate the completion of docking. This is usually accomplished by using special dock connectors that have "early" and "late" connections. The male connector is on the docking station and has several long pins. During insertion, these pins make contact with their counterparts on the notebook earlier than the other pins. One of these pins (HDI - Hot Docking Indicator) may be asserted by the docking station and can be used to indicate the beginning of insertion. Later on, when all pins make contact, the HDI pin may be deasserted to indicate the completion of docking, following which the notebook may start driving the ISA bus again. Referring to Figure 4-41, traversal time may be defined as the time taken for the shorter pins to make contact after the longer pins have made contact. The ISA bus signals have to be tristated after the HDI pin is detected as active and before the shorter pins make contact. This is not expected to be a problem because traversal time is usually of the order of a few milliseconds, whereas the

longest back-to-back ISA cycles are of the order of a few microseconds; hot docking may therefore be detected and the ISA bus tristated well within the traversal time period.

The Viper-N Chipset implements this feature by making use of one of the EPMI# inputs as the HDI pin and a programmable time-out counter that is loaded with a value that is an estimate of the traversal time. Any one of the EPMI# inputs may be programmed to perform the HDI function. An active EPMI# input is an indication to the chipset that docking is in progress.

On the occurrence of an active signal on the selected EPMI# input, the time-out counter is started, as shown in Figure 4-42 . The 82C558N logic then causes the CPU to stop operation after the current cycle is completed by placing it on hold to ensure that another ISA bus cycle is not started while docking is in progress. After the system completes the current ISA bus cycle, which could be in the order of a few microseconds for certain ISA bus cycles, the ISA bus signals are tristated. and remain tristated till either the time-out counter runs out, or the HDI input is deasserted, whichever occurs earlier. The HDI input is expected to be deasserted within the time-out period. If the HDI input is deasserted within the time-out period as shown in Figure 4-42, it indicates that docking was completed within the expected time of insertion, and that the ISA bus may be driven again. If it is not deasserted within the time-out period as shown in Figure 4-43, it may be construed that docking was not completed in the expected time. In this situation, the option of either generating an SMI or ignoring the time-out and driving the ISA bus again is provided. Figure 4-43 shows the case where an SMI is generated due to the time-out period elapsing.

Table 4-101 Hot Docking Control Register Bits

7	6	5	4	3	2	1	0
SYSCFG EFh			Hot Docking C	ontrol Register 1			Default = 00h
Hot docking enable: 1 = Enable (Default) 0 = Disable	00 = : 01 = : 10 =	bounce rate: 100µs 512µs 1ms 2ms	HDI active level: 0 = Active high 1 = Active low (Valid only if pin 155 is programmed as dedicated HDI)	HDI SMI: 0 = No SMI on time-out (Default) 1 = Generate SMI on time-out	000 = 001 = 010 =	8ms 10 64ms 11	od: 0 = 512ms 1 = 2s 0 = 8s 1 = 16s
SYSCFG F0h	Siktamasa wanka Kulaisa bara p	Basic of energy for a series	Hot Docking C	ontrol Register 2	4 (Default = 00h
EPMI3# reload IDLE_TIMER: 0 = Disable 1 = Enable	EPMI2# reload IDLE_TIMER: 0 = Disable 1 = Enable	EPMI1# reload IDLE_TIMER: 0 = Disable 1 = Enable	ROM window feature: 0 = Disable 1 = Enable		dow size: 64KB 28KB 256KB	00 = 01 = 10 = 11 = (Valid only if p	gerfor HDI: EPMI0# EPMI1# EPMI2# EPMI3# in 155 is not pro- dedicated HDI)



Page 180 Revision: 1.0 912-3000-032

9004196 0001343 477

Table 4-101 Hot Docking Control Register Bits (cont.)

7	6	5	4	3	2	1	0
SYSCFG 40h			PMU Cont	rol Register 1			Default = 00h
Reserved	Global timer divide: 0 = +1 1 = +4	LLOWBAT polarity: 0 = Active high 1 = Active low	LOWBAT polarity: 0 = Active high 1 = Active low	Reserved	EPMI1# polarity: 0 = Active high 1 = Active low	EPMIO# polarity: 0 = Active high 1 = Active low	Reserved
SYSCFG DBh		Ne	kt Access Event	Generation Regi	ster 2	Correct Control	Default = 00h
I/O blocking control: 0 = Block I/O on next access trap 1 = Unblock	SMI on cooldown clocking entry/exit: 0 = Disable 1 = Enable	External EPMI3# pin polarity: 0 = Active high 1 = Active low	External EPMI2# pin polarity: 0 = Active high 1 = Active low	HDU_ ACCESS PMI#23 on next access: 0 = No 1 = Yes	COM2_ ACCESS PMI#22 on next access: 0 = No 1 = Yes	COM1_ ACCESS PMI#21 on next access: 0 = No 1 = Yes	GNR2_ ACCESS PMI#20 on next access: 0 = No 1 = Yes
SYSCFG B1h			RSMGRP II	RQ Register 2	eri of this end of the many of the	transfer for the second sections	Default = 00h
EPMI3# Resume: 0 = Disable 1 = Enable	EPMI2# Resume: 0 = Disable 1 = Enable	IRQ15 Resume: 0 = Disable 1 = Enable	IRQ14 Resume: 0 = Disable 1 = Enable	IRQ12 Resume: 0 = Disable 1 = Enable	IRQ11 Resume: 0 = Disable 1 = Enable	IRQ10 Resume: 0 = Disable 1 = Enable	IRQ9 Resume: 0 = Disable 1 = Enable
SYSCFG 6Ah		The state of the s	RSGGRP II	RQ Register 1	AND THE STANDARD STATES AND	Negradore de Silvoria.	Default = 00h
EPMI1# Resume: 0 = Disable 1 = Enable	EPMI0# Resume: 0 = Disable 1 = Enable	IRQ8 Resume: 0 = Disable 1 = Enable	IRQ7 Resume: 0 = Disable 1 = Enable	IRQ5 Resume: 0 = Disable 1 = Enable	IRQ4 Resume: 0 = Disable 1 = Enable	IRQ3 Resume: 0 = Disable 1 = Enable	IRQ1 Resume: 0 = Disable 1 = Enable
SYSCFG 58h		19 9 f 1 19 4 6 julijus (19 4 19 19 19 19 19 19 19 19 19 19 19 19 19	PMU Ever	it Register 1	The compression of the contraction of the contracti	ก็และนี้ผู้สื่อให้คือมูลคารใช้ขอ <u>ะ</u>	Default = 00h
LOWBAT F 00 = Disable	11 = Enable	EPMI1# P 00 = Disable	MI#2 SMI: 11 = Enable	EPMI0# P 00 = Disable	MI#1 SMI: 11 = Enable	LLOWBAT 00 = Disable	PMI#0 SMI: 11 = Enable
SYSCFG D9h		Committee A. F. Colombia Market & School Face	PMU Ever	nt Register 6			Default = 00h
DOZE_TIMER PMI#27 SMI: 00 = Disable 01 = Enable DOZE_0 10 = Enable DOZE_1 11 = Enable both		RINGI PMI#26 SMI: 00 = Disable 11 = Enable		EPMI3# cool-down clocking PMI#25 SMI: 00 = Disable 11 = Enable		EPMI2# PMI#24 SMI: 00 = Disable 11 = Enable	
SYSCFG 5Bh	And the second s	r www	PMU Even	t Register 4			Default = 00h
Reserved	Global SMI control: 0 = Allow 1 = Mask	Rese	rved	GNR1 next access PMI#15: 0 = Disable 1 = Enable	KBD next access PMI#14: 0 = Disable 1 = Enable	DSK next access PMI#13: 0 = Disable 1 = Enable	LCD next access PMI#12: 0 = Disable 1 = Enable



912-3000-032

Revision: 1.0

Page 181

Initialization Procedure:

- Select the EPMI# input on which HDI will be provided by appropriately setting SYSCFG F0h[1:0].
- Set SYSCFG EFh[6:5] if debouncing is required on the selected EPMI# pin. It is recommended that debouncing be enabled.
- Select the polarity of the HDI input by appropriately setting SYSCFG 40h[2], or 40h[1], or DBh[5], or DBh[4], depending on which EPMI# input is selected as the HDI input.
- Docking may be done when the system is in suspend. If so desired, disable the capacity of the selected EPMI# to generate a resume by setting SYSCFG B1h[7], or

- B1h[6], or 64h[7], or 64h[6] to 0. If a resume operation on docking is desired, the appropriate bit must be set to 1.
- Set the time-out period by programming SYSCFG EFh[2:0]. If the system is in suspend, a default time-out of 1ms generated from the 32kHz clock is used to override this setting.
- If an SMI is to be generated on time-out, set SYSCFG EFh[4].
- Enable the capacity of the selected EPM# input to generate an SMI by setting SYSCFG 58h[5:4], or 58h[3:2], or D9h[3:2], or D9h[1:0] to 11b.
- 8. Enable hot docking by setting SYSCFG EFh[7] to 1.
- Finally, enable the global SMI generation control by setting SYSCFG 5Bh[6] to 0.

Figure 4-41 Insertion Times





Figure 4-42 HDI Input Deasserted Within Time-out Period






Page 182 Revision: 1.0 912-3000-032

- 9004196 0001345 24T

Figure 4-43 HDI Input Not Deasserted Within Time-out Period (SMI generated on time-out)



OPTi

912-3000-032

Revision: 1.0

Page 183

■ 9004196 0001346 186 **■**

5.0 Register Descriptions

The register descriptions are organized in three broad classes:

- (i) PCI Configuration Registers,
- (ii) System Control Registers, and
- (iii) Power Management Registers.

There are PCI Configuration Registers in the 00h-3Fh range on both the 82C557 and 82C558N. They pertain only to PCI operation and are accessed by special PCI configuration mechanisms.

The System Control Registers are distributed between the 82C557 and the 82C558N. Some of the System Control Registers are accessed by an indexed method, and some are

located in the device-specific PCI address space of the 82C557 and the 82C558N, and are accessed via a PCI configuration mechanism.

The Power Management Registers are mostly located in the 82C558N and are accessed by an indexing scheme that is explained later. Table 5-1 summarizes the locations and access mechanisms for all the registers.

Note: All bit formats are read/write and their default value is 0 unless noted otherwise. RO = Read Only, R/W

= Read/Write, and WO = Write Only.

Table 5-1 Register Locations and Access Mechanisms Summary

Parameter	PCI-Specific Confi	guration Registers	System Cont	PMU Registers	
Classification	82C557 PCI Registers (00h-43h)	82C558N PCI Registers (00h-3Fh)	82C557 System Control Registers (00h-19h)	82C558N System Control Registers (40h-FFh)	82C558N Power Manage- ment Registers (40h-F2h)
Access Mechanism	PCIDV0	PCIDV1	SYSCFG	PCDV1	SYSCFG
Reference Section	Section 5.1.1	Section 5.2.1	Section 5.1.2	Section 5.2.1	Section 5.2.2

- PCIDV0 is accessed through Configuration Mechanism #1 as: Bus #0, Device #0, Function #0 (relates to 82C557).
- PCIDV1 is accessed through Configuration Mechanism #1 as: Bus #0, Device #1, Function #0 (relates to 82C558N).
- SYSCFG is accessed through System I/O Space: with the index loaded at 022h the data is accessible at 024h.

Note: PCI-Specific Configuration Registers have to be accessed four bytes at a time.



Page 184

Revision: 1.0

912-3000-032

= 9004196 0001347 012 **=**

82C557 Register Space

The 82C557 has two register spaces:

1) PCI Configuration Space

PCIDV0 00h

PCIDV0 01h

2) System Control Register Space

These register spaces are each accessed in different manners. The following subsections describe the register space access mechanisms and individual register bit formats.

82C557 PCI Configuration Registers

The 82C557's PCI Configuration Registers are accessed through Configuration Mechanism #1 as:

- Bus #0,
- Device #0, and
- Function #0.

The registers at PCIDV0 00h-3Fh are used to implement PCIspecific functions.

Part of the device-specific PCI Configuration Register space of the 82C557 is used for system control. This 32-bit register (used for video control) is located at PCIDV0 40h.

Table 5-2	82C557 PCI C	onfiguration	Registers - PC	IDV0 00h-43	h
7	6	5	4	3	2
			Vender Identificat	ion Register (R	0)

Default = 45h Default = 10h

Device Identification Register (RO)

PCIDV0 02h PCIDV0 03h Default = 57h Default = C5h

PCIDV0 04h		Command Register						
Address/data stepping:	PERR# output pin enable:	Reserved (RO)	Memory write and invalidate	Special cycles (RO):	Bus master operations	Memory access (RO):	I/O access (RO):	
Always set to 0.	Always set to 0.		cycle generation (RO): Always = 0. No memory write and invalidate cycles will be generated by the 82C557.	Always = 0. The 82C557 does not respond to PCI special cycles.	(RO): Always = 1. Allows the 82C557 to per- form bus mas- ter operations all the time. (Default = 1)	Always = 1. The 82C557 allows a PCI bus mas- ter access to memory all the time. (Default = 1)	Always = 1. The 82C557 allows a PCI bus mas- ter access to PCI I/O all the time. (Default = 1)	
PCIDV0 05h		l		L	(Deladit = 1)		Default =	

 Reserved (RO)

Fast back-to-SERR# output back to different slaves: (must

always be written 0) 0 = Disable1 = Enable

pin enable: Always set to 0.

912-3000-032

Revision: 1.0

9004196 0001348 T59 🖿

Table 5-2 82C557 PCI Configuration Registers - PCIDV0 00h-43h

7	6	5	4	3	2	1	0
PCIDV0 06h			Status	Register			Default = 80h
Fast back-to- back capability (RO): Always set to 1 (capable).				Reserved (RO)			
(Default = 1)							
PCIDV0 07h							Default = 02h
Detected parity error (RO): Always 0.	SERR# status (RO): Always 0.	Master abort status (RO): Always set to 0.	Received target abort status (RO): 0 = No target abort 1 = Target abort occurred	Signaled target abort status (RO): Always 0.	Always set to 01 is selected. The the DEVSEL# bitim	ng status (RO): . Medium timing 82C557 asserts ased on medium ing. It = 01)	Data parity detected (RO): Always 0.
PCIDV0 08h	<u> </u>	F	Revision Identific	ation Register (R	kO)		Default = 00h
PCIDV0 09h PCIDV0 0Ah PCIDV0 0Bh				Register (RO)			Default = 00h Default = 00h Default = 06h Default = 00h
PCIDV0 0Ch			Keservea r	Register (RO)			Default = 00ff
PCIDV0 0Dh			Master Latency T	imer Register (R	O)		Default = 00h
PCIDV0 0Eh			Header Type	Register (RO)			Default = 00h
PCIDV0 0Fh		8	IST (Built-In Self	-Test) Register (F	₹0)		Default = 00h
PCIDV0 10h thre	ough 3Fh are res	erved. Do not ac	cess these regist	ers.	<u> </u>	<u> </u>	
PCIDV0 40h			Video Con	trol Register			Default = 00h
		Vide	o frame buffer sta	rting address A[2	9:22]		
PCIDV0 41h				· · · · · · · · · · · · · · · · · · ·			Default = 00h
	buffer starting A[31:30]	Reserved (RO) Video frame buffer post write control: 0 = Enable 1 = Disable 1 = Enable 1 = Enable				control: 0 = Disable	I/O post write control: 0 = Disable 1 = Enable
PCIDV0 42h PCIDV0 43h			Reserve	d Register			Default = 00h Default = 00h



Page 186 Revision: 1.0 912-3000-032

9004196 0001349 995

5.1.2 82C557 System Control Registers

Port 022h is used as the Index Register and Port 024h is the Data Register. Each access to a control register consists of a:

- write to Port 022h, specifying the desired register in the data byte,
- followed by a read or write to Port 024h with the actual register data.

The index resets after every access; so every data access (via Port 024h) must be preceded by a write to Port 022h even if the same register is being accessed consecutively. Note that all reserved bits are to be set to zero unless otherwise noted.

Table 5-3 82C557 System Control Registers - SYSCFG 00h-19h

	6	5	4	3	2	1	0	
SYSCFG 00h lf 13h[7] = 1: Fu	ill Memory Decod	e	DRAM Configu	ıration Register 1		<u> </u>	Default = 00	
Single memory write (non- cache) cycle CPU, pipelined enable: 0 = Disable 1 = Enable	Video memory byte/word prefetch control: 0 = Off 1 = On	Sony SONIC- 2WP support: 0 = Sony SONIC-2WP module not installed 1 = Sony SONIC-2WP module installed	control: 0 = Sony SONIC-2WP module not installed 1 = Sony SONIC-2WP module 0 = Disable tion during byte merge: (Used to kill CPU idle cycles during byte merge only.) 0 = Disable byte merge only.) 0 = Disable byte merge NA# tion during byte counter: (Access passed to F bus if this time-out period expires.) 00 = 4 CPU Clocks 01 = 8 CPU Clocks 10 = 12 CPU Clocks 11 = 16 CPU Clocks					
					<u> </u>		progress	
If 13h[7] = 0: 82	C546/82C547 Mer		ons Compatibilit	y - Refer Section	4.4.6 for details		<u> </u>	
	C546/82C547 Mei Second bank: 512x36 SIMM	nory Configuration First bank: 512x36 SIMM	ons Compatibilit		4.4.6 for details Table 4-35 for dea	code.	<u> </u>	
Single memory write (non- cache) cycle CPU, pipelined enable: 0 = Disable	Second bank:	First bank:				code.	Default = 00l	



912-3000-032

Revision: 1.0

Page 187

9004196 0001350 607 **=**

Table 5-3 82C557 Sys	stem Control Registers	- SYSCFG 00h-19h (cont.)
----------------------	------------------------	--------------------------

7	6	5	4	3	2	1	0	
SYSCFG 02h			L2 Cache Cor	ntrol Register 1			Default = 00h	
• •	If SYSCFG 0Fh[0] = 1 00 = 1MB 01 = 2MB 10 = Rsrvd 11 = Rsrvd External tag write	00 = L2 cache 01 = Adaptive W 10 = Adaptive W 11 = L2 cach	rite policy: e write-through frite-back Mode 1 frite-back Mode 2 ne write-back nrough SYSCFG 0 om SYSCFG 07h)	00 = Disab 01 = Test 10 = Test 11 = Enab	ode select: le L2 cache t Mode 1 ⁽¹⁾ t Mode 2 ⁽²⁾ le L2 cache	DRAM post CAS prechar write: in CLKs: 0 = Disable 0 = 2 CLKs 1 = Enable 1 = 1 CLK		
namen, Mayara dagad								
SYSCFG 03h			L2 Cache Cor	ntrol Register 2		,	Default = 00h	
Cache write but 00 = X 01 = X 10 = X 11 = X	-4-4-4 -3-3-3 -2-2-2		off cycle CLKs: ⁽¹⁾ CPU Pipelining On 00 = 4-X-X-X 01 = 3-X-X-X 10 = 3-X-X-X (or 2-X-X-X if 10h[4] = 1) 11 = 2-X-X-X	00 = > 01 = > 10 = >	rst mode CLKs: (-4-4-4 (-3-3-3 (-2-2-2 (-1-1-1	Cache read leadoff cycle CLKs:(100 = 5-X-X-X) 01 = 4-X-X-X 10 = 3-X-X-X 11 = 2-X-X-X		
SYSCFG 04h				ontrol Register	· · · · · · · · · · · · · · · · · · ·		Default = 00l	
Read/write cont CC000h- 00 = Read/w 10 = Read write to 11 = Read f write to 01 = Read f write t	rrite PCI bus from PCI/ DRAM rom DRAM/ DRAM rom DRAM/	C8000h- Refer to SYSC	trol for segment CBFFFh: FG 04h[7:6] for code	Sync SRAM pipe 1-1-1-1 control: 0 = Pipeline according to SYSCFG 10h[5] 1 = Pipeline subsequent read bursts at 1-1-1-1(1)	E0000h- EFFFFh cache- ability control: 0 = Always non- cacheable 1 = Will be treated like F000 BIOS area ⁽²⁾	C0000h Refer to SYSC	trol for segment -C7FFFh :FG 04h[7:6] for code	
sync SRAMs	only).		enable the followir h[1:0] must be set			-1-1-1 operation	(for standard	
SYSCFG 05h			Shadow RAM C	ontrol Register	2		Default = 00h	
Read/write cont DC000h- Refer to SYSCI	FG 04h[7:6] for	D8000h- Refer to SYSC	trol for segment DBFFFh: FG 04h[7:6] for	D4000h- Refer to SYSC	ntrol for segment -D7FFFh: CFG 04h[7:6] for code	Read/write control for segment D0000h-D3FFFh: Refer to SYSCFG 04h[7:6] for decode		
dec	oue	dec	we.	i der	~~~	1		



Page 188

Revision: 1.0

912-3000-032

9004196 0001351 543 📟

Table 5-3 82C557 System Control Registers - SYSCFG 00h-19h (cont.)

7	6	5	4	3	2	1	0
SYSCFG 06h			Shadow RAM C	ontrol Registe	r 3	· · · · · · · · · · · · · · · · · · ·	Default = 00h
DRAM hole in system mem- ory from 80000h- 9FFFh: 0 = No hole 1 = Enable hole	CPU write- through mode wait for cycle access finish to do snooping ⁽¹⁾ . 0 = Don't wait 1 = Wait	Cacheability for segment C0000h-C7FFFh: 0 = No 1 = Yes in L1 and L2 ⁽²⁾	Cacheability for segment F0000h-FFFFFh: 0 = No 1 = Yes in L1 and L2 ⁽²⁾	F0000 Refer to SYS	control segment hh-FFFFFh: SCFG 04h[7:6] for ecode	E0000 Refer to SYS	control segment h-EFFFFh: CCFG 04h[7:6] for ecode

- (2) L1 cacheability disabled by SYSCFG 08h[0].

SYSCFG 07h **Tag Test Register**

Default = 00h

If in Test Mode 1, data from this register is written to the tag. If in Test Mode 2, data from the tag is read into this register. (Refer to SYSCFG 02h.)

SYSCFG 08h			CPU Cache Control Register 1				Default = 00h	
L2 cache bank select: 0 = Double bank (inter- leaved) ⁽¹⁾ 1 = Single bank (non-inter- leaved)	Line compara- tor for bus masters: ⁽²⁾ 0 = Disable 1 = Enable	CPU HITM# pin sample timing: 0 = Delay 1 more clock 1 = No delay	DRAM parity check: 0 = Disable 1 = Enable	Combined Tag/ Dirty control: 0 = Tag and Dirty on different chips 1 = Tag and Dirty are on the same chip	CPU address pipelining: ⁽³⁾ 0 = Disable 1 = Enable	L1 cache write- back/write- through mode setting: 0 = Write- through only 1 = Write-back enabled	BIOS area cacheability in L1 cache: 0 = Cacheable 1 = Non-cache- able	

- (1) Interleaved on A3 for async SRAMs, interleaved on A17 for sync SRAMs. Note that for 2-1-1-1 sync SRAM operation, dual non-interleaved banks are not supported. Only single bank is supported.
- (2) For a master request if the subsequent read/write is within the same cache line, CPU 'Inquire' cycles are not done until there is a cache line miss.
- (3) Turn on for standard sync SRAMs in 3-1-1-1 R/W or for async SRAMs. This bit must be off for standard sync SRAMs in 2-1-1-1 R/W. Also refer to SYSCFG 11h[4]. At any time, either SYSCFG 08h[2] or 11h[4] can be active, but not both at the same time.

SYSCFG 09h	System Memory Fur	System Memory Function Register 1					
DRAM Hole B size:	DRAM Hole B control mode:	DRAM Hole A size:	DRAM Hole A control mode:				
00 = 512KB	00 = Disable	00 = 512KB	00 = Disable				
01 = 1MB	01 = WT for L1 and L2	01 = 1MB	01 = WT for L1 and L2				
10 = 2MB	10 = Non-cacheable for L1 and L2	10 = 2MB	10 = Non-cacheable for L1 and L2				
11 = 4MB	11 = Enable hole in DRAM	11 = 4MB	11 = Enable hole in DRAM				

11 - 4110	I I - Lilable Hole III DIONIVI	II ~ HIVID	11 - Enable note in Drawi					
SYSCFG 0Ah	System Memory Address Decode Register 1							
	DRAM Hole A starting address AST[7:0]-HA[2	6:19]. Also see SYSCFG	OCh[1:0].					
		The state of the s						
SYSCFG 0Bh	System Memory Address	Decode Register 2	Default = 00h					

System Memory Address Decode Register 2 Default = 00h DRAM Hole B starting address BST[7:0]-HA[26:19]. Also see SYSCFG 0Ch[3:2]

912-3000-032 Revision: 1.0 Page 189

9004196 0001352 487

Table 5-3 82C557 System Control Registers - SYSCFG 00h-19h (cont.)

7	6	5	4	3	2	1	0
SYSCFG 0Ch			DRAM Cont	trol Register 2		<u> </u>	Default = 00h
Reserved Generate fast DRAM write BRDY# in three clocks (when write buffer enabled): 0 = No 1 = Yes		Generate HACALE one- half a clock cycle earlier: 0 = No 1 = Yes (may need to be set for CPU fre- quency greater than 50MHz)	Wider cache WE# pulse: The normal width is 1 CLK. This may be increased by 2.5-4.0ns by setting this bit. 0 = Disable 1 = Enable	DRAM Hole B starting address: BST[9:8] HA[28:27]		DRAM Hole A starting addre AST[9:8] HA[28:27]	
SYSCFG 0Dh	to atherical the second was a	<u> </u>	Skew Adj	ust Register			Default = 00h
the 82C557	ECLK-CLK excessive skew indication (RO): 0 = Skew normal 1 = Skew too large ed for sampling AD if 0Dh[5] = 1.	•				Give the 82C557 control of the PCI bus on STOP# gen- eration after HITM# is active: 0 = No 1 = Yes ⁽²⁾ ting 0Dh[6], or aut	CPU clock is expected to be slowed down to below 33MHz: 0 = No 1 = Yes
(2) 1110 02 000	Thus control over t	no r or buo until ti	TO WIND DUCK TO GO	mpiotod ddinig t		g Marin Care Company	
SYSCFG 0Eh			PCI Contro	ol Register 1			Default = 00h
PCI master read wait state control for cache: 00 = X-4-4-4 01 = X-3-3-3 10 = X-2-2-2 11 = Rsrvd		PCI master write wait state control for cache: 00 = X-4-4-4 01 = X-3-3-3 10 = X-2-2-2 11 = Rsrvd		Parity check during master cycles: 0 = Enable 1 = Disable	HACALE control(1): 0 = HACALE high during HITM# before CPU ADS# 1 = HACALE low and CA4 always enabled	BIOS write protection for L1: 0 = Disable 1 = Enable	PCI master line comparator: 0 = Use line comparator in PCI master cycle 1 = Generate inquire cycle for every new

(1)	,	Mι	ıst	be	set	to 1	l if an	externa	l F126 is	not	used f	or A3	and A4	4 of	cache.



Page 190 Revision: 1.0 912-3000-032

FRAME#

9004196 0001353 316 📟

during HITM cycle, to save external F126

Table 5-3 82C557 System Control Registers - SYSCFG 00h-19h (cont.)

7	6	5	4	3	2	1	0
SYSCFG 0Fh			L2 Cache Con	trol Register 3			Default = 00h
PCI master cycle pre- snooping: 0 = Disabled 1 = Enabled ⁽¹⁾	Insert wait states for ISA master access: 0 = No 1 = Yes	Add 1 more WS for sync SRAM even bank access: 0 = No 1 = Yes	Resynchronize PCI master accesses to system DRAM: 0 = No 1 = Yes(2)	Reserved	Generate ADSC# for sync SRAM 1 clock after CPU ADS# in read cycle:(3) 0 = Yes 1 = No	Reserved	Cache size selection: 0 = Less than 1MB 1 = 1MB or greater (Refer to SYSCFG 02h[7:6])

- (1) The 82C557 generates a pre-snoop cycle to the CPU assuming that the PCI master will do a burst.
- (2) If set to 1, in sync SRAM mode, PCI master access to system memory will force the master to wait for the current cycle to finish and the CPU-PCI clock to become sync. This is a conservative mode.
- (3) Must be set for pipeline sync cache or for standard sync cache when running in 2-1-1-1 RW mode.

SYSCFG 10h		Timing Control Register 1					
CPU to PCI/VL/ ISA slave cycle triggered after: 0 = Second T2 1 = First T2	Address changing control for async SRAMs: 0 = Compatible to 82C596/82C597 1 = Two bank cache: Delay write cycle CA4 by one-half clock cycle	Read pipelining control: 0 = Allow 3-X- X-X read to be piped into 3-X- X-X 1 = Allow 2-X- X-X read to be piped into 3-X- X-X read	2-X-X-X pipe- lined write hit cycles: 0 = Disable 1 = Enable	Move the write pulse one-half clock cycle later in X-2-2-2 write hit cycles: 0 = No 1 = Yes	Move the write pulse one-half clock cycle earlier in 3-X-X-X write hit cycles: 0 = No 1 = Yes	External 74F126 is installed for A3 and A4:* 0 = Yes 1 = No	LCLK select control: 0 = LCLK is async to CPUCLK 1 = LCLK is sync to the CPUCLK

*Must be set for sync and for async SRAM if an external 74F126 is not installed for A3 and A4 of the cache.

SYSCFG 11h		Default = 00h				
Reserved	SRAM activity during Idle state: 0 = Active 1 = Inactive (If inactive, cache CS# is turned off during non-cache cycles).	NA# generation mode: 0 = Generate NA# as soon as possible 1 = New NA# mode for sync SRAM(1)	L2 cache SRAM type: 0 = Async SRAM 1 = Sync SRAM	Page miss posted write: 0 = Enable 1 = Disable	ISA/DMA IOCHRDY control: 0 = No IOCHRDY during line hit 1 = Drive IOCHRDY low until cycle is finished	0 = Delay internal master cycles by one LCLK after inquire cycle: 0 = No 1 = Yes

*This bit has to be set if ADSP# of sync SRAM is connected to the CPU ADS#. NA# is generated one clock before the last BRDY# to the CPU. Set this bit if CPU pipelining is desired when using either pipelined sync SRAMs or standard sync SRAMs in 2-1-1-1 RAW mode. At any time either 11h[4] or 08h[2] can be set, however they can not be active at the same time.



912-3000-032 Revision: 1.0 Page 19

- 9004196 0001354 252 **-**

Table 5-3 82C557 System Control Registers - SYSCFG 00h-19h (cont.)

7	6	5	4	3	2	1	0
SYSCFG 12h			Refresh Co	ntrol Register			Default = 00h
Reserved	Reserved	00 = Timing for SYSCFG 12h[3 timing based 01 = Self-refres pulse width equ low 10 = 100ns refr triggered by 11 =	refresh control: refresh based on 3:2](with refresh on CLK input) h timing (refresh uals REFRESH# time) resh pulse width REFRESH# Rsrvd	Slow refresh control: 00 = Refresh on every REFRESH# falling edge 01 = Refresh on one in two REFRESH# falling edges 10 = Refresh on one in four REFRESH# falling edges 11 = Refresh on every REFRESH# edge (both rising and falling)		Generate LA[23:17] from 08Fh (Refresh DMA Page Addr. Reg.) during refresh: 0 = Disable 1 = Enable	82C556 generates MP[7:4] for PCI master writes: 0 = No 1 = Yes
SYSCFG 13h	The first in the section of the section is the section of the sect	name a si i de en estado de la estado de estado de estado de estado de estado de entre en estado de estado de e		ing Register 1	Biranamini, filiklight or glassification	i populari program po i i i i i i i i i i i i i i i i i i	Default = 00h
Memory decode select: 0 = Table lookup (com- patible to 82C547) 1 = Full decode		6x2 101 6x2 110	et: = 2Mx36 = 4Mx36x2 = 8Mx36x2 = 16Mx36x2	SMRAM: 0 = Disable 1 = Enable (depending on SYSCFG 14h[3])		6x2 101 6x2 110 2 111	et: = 2Mx36x2 = 4Mx36x2 = 8Mx36 = 16Mx36x2
SYSCFG 14h)	<u> </u>			ing Register 2			Default = 00h
Reserved: Write 0.	Full decode for logical Bank 3 (RAS3#) if SYSCFG 13h[7] set: 000 = Disabled			If SMIACT# is inactive: 0 = Disable SMRAM 1 = Enable SMRAM If SMIACT# is active and SYSCFG 13h[3] =1: 0 = Enable SMRAM for Code and Data 1 = Enable SMRAM for Code only		6x2 101 6x2 110	
SYSCFG 15h				ol Register 2			Default = 00h
IRDY# 6 00 = 3 LCLK 01 = 2 LCLK 10 = 1 LCLI	CPU master to PCI slave write control: Ks after data Ks after data LK after data LK after data LK after data bursting 11 = Posting, with agg bursting		control: ng, no bursting only, no bursting with conservative sting with aggressive	Master retry timer - Selects the delay before retry is attempted: 00 = 10 PCICLKs 01 = 18 PCICLKs 10 = 34 PCICLKs 11 = 66 PCICLKs		Turnaround delay between address and data phase for CPU back-to- back write to PCI slave: 0 = 1 LCLK 1 = Controlled by PCIDV0 05h[1]	PCI FRAME# generation control: 0 = Conserva- tive mode in CPU pipelined cycle 1 = Aggressive mode



Page 192 Revision: 1.0

912-3000-032

■ 9004196 0001355 199 ■

Table 5-3 82C557 System Control Registers - SYSCFG 00h-19h (cont.)

7	6	5	4	3	2	1	0
SYSCFG 16h			L2 Cache Co	ntrol Register 4			Default = 00h
DIRTY pin control: 0 = Input only 1 = I/O (for a combined Tag/ Dirty SRAM)	Reserved	Tag size: 0 = 8-bit tag 1 = 7-bit tag	Single write hit leadoff cycle: ⁽¹⁾ 0 = 5 cycles for combined Tag/ Dirty 1 = 4 cycles	Pre-snoop control: 0 = Pre-snoop only for starting address of 0. 1 = Pre-snoop for all addresses except for line boundary.	Reserved	Assert DLE# one-half an LCLK cycle ear- lier during CPU read access from VL bus: 0 = No 1 = Yes	HDOE# ends one clock before the end of the cycle: 0 = No 1 = Yes
(1) This bit musi	t be set only when	the Direction of the	nia i part willon	nas separate inpu	it and output.		wasang panggayan
SYSCFG 17h			Miscellaneous (Control Register	2		Default = 00h
Generate NA# for PCI slave access in sync LCLK mode: 0 = No 1 = Yes	NA# generation for PCI slave access: 0 = Do not generate NA# 1 = Generate NA# for async LCLK mode	Sync two bank select: 0 = Rsrvd 1 = Set this bit to 1 when two banks of sync SRAM are installed	BRDY# control for PCI cycles: 0 = Normal BRDY# 1 = Fast BRDY#	Fast FRAME# generation for PCI cycles: 0 = Disable 1 = Enable	Pipelining during byte merge: 0 = Disabled 1 = Enabled	Sync SRAM type: 0 = Standard 1 = Pipelined	Burst type: 0 = Intel burst protocol 1 = Linear burst protocol
SYSCFG 18h			Signal State C	Control Register			Default = 00h
	erved	CAS[X]# 3.3V/ 5.0V selection: 0 = 5.0V drive on CAS[X]# lines 1 = 3.3V drive on CAS[X]# lines	Drive strength on memory address lines, RAS lines, and write enable line: 0 = 4mA 1 = 16mA	CPU status during Suspend: 0 = Powered on 1 = Powered off	PCI bus tristate control during Suspend: 0 = PCI bus parked by 82C557 1 = Tristate ⁽¹⁾	Cache status during Suspend: 0 = Powered on 1 = Powered off	Global 82C557 leakage control: 0 = Disable 1 = Enable
(1) Tristate AD[3	31:0], FRAME#, IR	DY#, TRDY#, DE	VSEL#, STOP#, 0	C/BE#[3:0].			
SYSCFG 19h		<u> </u>	Memory Siz	ing Register 3		town August St. 18	Default = 00h
RAS5# selection (on pin 196): 0 = Generate DIRTYWE# on pin 196 1 = Generate RAS5# on pin 196		6x2 101 6x2 110	5 (RAS5#)	RAS4# selection (on pin 76): 0 = Generate MA11 on pin 76 1 = Generate RAS4# on pin 7		36x2 101 36x2 110	4 (RAS4#)



912-3000-032 Revision: 1.0 Page 193

9004196 0001356 025

5.2 82C558N Register Space

The 82C558N has three register spaces:

- 1) PCI Configuration Register Space
- 2) System Control Register Space
- 4) Power Management Register Space

5.2.1 82C558N PCI Configuration Register Space

The PCI Configuration Registers of the 82C558N are accessed through Configuration Mechanism #1 as:

- On Bus #0,
- · Device #1,
- Function #0.

The registers at PCIDV1 00h-3Fh (described in Table 5-4) are used for PCI-specific functions.

The registers at PCIDV1 40h-FFh (described in Table 5-5) are used for device-specific functions and are related to system control.

Table 5-4	82C558N PC	l Configuratio	n Registers -	PCIDV1 00h-	3Fh		
7	6	5	4	3	2	1	0
PCIDV1 00h PCIDV1 01h			Vender Identifica	ation Register (R	0)		Default = 45 Default = 10
PCIDV1 02h PCIDV1 03h				ation Register (R	•		Default = 581 Default = C51
PCIDV1 04h	<u> </u>		Commar	nd Register	et ha ju titulida e elet	<u>. 199</u>	Default = 071
Address/data stepping: Always set to 0.	Enable parity error output: 0 = Disable 1 = Enable	Reserved (RO)	Memory write and invalidate cycle genera- tion (RO): Always = 0. No memory write and invalidate cycles will be generated by the 82C558N.	Special cycles: 0 = Disable 1 = Enable (82C558N responds to stop grant special cycle.)	Bus master operations: 0 = Disable 1 = Enable PCI cycle generation during DMA/ISA master may be disabled by this bit. (Default = 1)	Memory access (RO): Always = 1. The 82C558N allows a PCI bus master access to mem- ory at any time. (Default = 1)	I/O access (RO): Always = 1. The 82C558N allows a PCI bus master access to I/O at any time. (Default = 1)
PCIDV1 05h		·!··		.			Default = 00h
		Reserve	ed (RO)			Fast back-to- back to different slaves (RO): (set to 0 always) 0 = Disable 1 = Enable	SERR# output pin: 0 = Disable 1 = Enable



Page 194 Revision: 1.0 912-3000-032

💻 9004196 0001357 T61 🚾

Table 5-4 82C558N PCI Configuration Registers - PCIDV1 00h-3Fh (cont.)

7	6	5	4	3	2	1	0
PCIDV1 06h			Status Re	egister (RO)			Default = 80h
Fast back-to- back capability: 0 = Not capable 1 = Capable (Default = 1)				Reserved			
PCIDV1 07h							Default = 02h
Detected parity error: 0 = No parity error 1 = Parity error has occurred	SERR# status: 0 = No system error 1 = System error has occurred	Master abort status: Always set to 0.	Received target abort status: 0 = No target abort 1 = Target abort occurred	Signaled target abort status: Always 0.	These bits alwa timing is selecte asserts DEVS	iming status: ys = 01. Medium d. The 82C558N SEL# based on l. (Default = 01)	Data parity detected: 0 = No data parity detected 1 = Data parity detected
PCIDV1 08h			Revision Identific		lO)		Default = 00h
PCIDV1 09h PCIDV1 0Ah PCIDV1 0Bh				de Register			Default = 00h Default = 01h Default = 06h
PCIDV1 0Ch			Reserved F	Register (RO)		YEUT HER SANGARAN	Default = 00h
PCIDV1 0Dh	Master Latency Timer Register (RO)						Default = 00h
PCIDV1 0Eh	DV1 0Eh Header Type Register (RO)						Default = 00h
PCIDV1 0Fh	BIST (Built-In Self-Test) Register (RO)						Default = 00h
PCIDV1 10h thro	ough 3Fh are res	erved. Do not ac	cess these regis	ters.			



912-3000-032 Revision: 1.0

Page 195

🔳 9004196 0001358 9T8 🖿

Table 5-5 82C558N System Control Registers - PCIDV1 40h-FFh

7	6	5	4	3	2	1	0
PCIDV1 40h			PCI IRQ Se	lect Register			Default = 00h
Works with P2 which IRQ sigr when PCI into PCIRQ2# has	Q[1:0]: IRQ[2] to select nal is generated errupt request been triggered: [2:0] for decode.	interrupt reque	P1IRQ[2:0]: RQ signal is gene est PCIRQ1# has l o P3IRQ[2:0] for c	been triggered:	P0IRQ[2:0]: Selects which IRQ signal is gene interrupt request PCIRQ0# has Refer to P3IRQ[2:0] for a		been triggered:
PCIDV1 41h							Default = 00h
RDKBDPRT (RO): Keyboard controller has received Command D0h and has not received the following 60h read.	WRKBDPRT (RO): Keyboard controller has received Command D1h and has not received the following 60h write.	IMMINIT: Generate INIT immediately on FEh Command. 0 = Generate INIT immediately on FEh Command 1 = Wait for halt before INIT for keyboard reset	KBDEMU: Keyboard emulation 0 = Enable 1 = Disable	interrupt reque	IRQ5 101 IRQ9 110		P2IRQ[2]: Works with P2IRQ[1:0] to select which IRQ signal is generated when PCI inter- rupt request PCIRQ2# has been triggered:
PCIDV1 42h		, , , , , , , , , , , , , , , , , , ,	IRQ Trigge	ring Register	175 W W 10 27 W 178	Distriction (Control of Control	Default = 00h
Triggering for IRQ15: 0 = Edge 1 = Level	Triggering for IRQ14: 0 = Edge 1 = Level	Triggering for IRQ12: 0 = Edge 1 = Level	Triggering for IRQ11: 0 = Edge 1 = Level	Triggering for IRQ10: 0 = Edge 1 = Level	Triggering for IRQ9: 0 = Edge 1 = Level	Triggering for IRQ5: 0 = Edge 1 = Level	SUSPI pin control: 0 = Drive low during normal operation and drive high dur- ing suspend. 1 = Tristate dur- ing normal operation and drive high dur- ing Suspend
PCIDV1 43h							Default = 00h
Rese	erved	Enable DMA or ISA master to preempt PCI Master 0 = Disable 1 = Enable	Fixed/rotating priority between PCI masters: 0 = Rotating 1 = Fixed	Back-to-back ISA I/O: 0 = Enable 1 = Disable	Reserved	PCI master access to VL/ISA: 0 = Enable 1 = Disable	ISA bus control signals for memory accesses greater than 16M: 0 = Enable 1 = Disable



Page 196

Revision: 1.0

912-3000-032

- 9004196 0001359 834 **-**

Table 5-5 82C558N System Control Registers - PCIDV1 40h-FFh (cont.)

					` '		
7	6	5	4	3	2	1	0
PCIDV1 44h			Pin Programm Rese	ning Register A			Default = 00h
PCIDV1 45h							Default = 00h
Group 4 ⁽¹⁾ programming:	Group 3 ⁽²⁾ programming:	Reserved	Group 2 ⁽³⁾ programming:		Reserved	Group 1 ⁽⁴⁾ Programming:	Block IRQ that IRQA is
0 = Non-602A mode	0 = Standard EPMIs		00 = Thermal 01 = V	L bus		0 = GPCS0# GPCS1# and	mapped to: 0 = No
1 = 602A mode	1 = Direct input KBC RESET or GA20		10 = Parity 11 = Direct input GA	KBC RESET or		discrete DACKs 1 = Encoded DACKs	1 = Yes

- (1) Group 4 = Pins 116, 117, 120, 120, 121, 122, 123, 124, 128, 129, and 135.
- (2) Group 3 = Pins 126 and 132.
- (3) Group 2 = Pins 52, 112, 113, 115, 155, and 156.
- (4) Group 1 = Pins 108, 109, 110, and 111.

For more specifics on pin programming, refer Section 3.5 (82C558N Signal Descriptions).

PCIDV1 46h F		PCI Contro	Control Register B Default = 0				
DMA/ISA access to PCI memory: 00 = Never 01 = When not LMEM# and not M16# 10 = When not LMEM# 11 = Rsrvd (Note: Master retry always unmasked after 16 LCLKs) PCIDV1 47h		Conversion of PERR# to SERR#: 0 = Disable 1 = Enable	Address parity checking: 0 = Disable 1 = Enable	Generation of SERR# for target abort: 0 = Disable 1 = Enable	Fast back-to- back capability: 0 = Disable 1 = Enable Note: The change on this bit will reflect in PCIDV1 06h[7].	Subtractive decoding sample point: 0 = Typical sample point 1 = Slow sample point	Wait for IRDYs to generate VI cycle 0 = Disable 1 = Enable
PCIDV1 47h							Default = 00
Write protect ISA bus ROM: 0 = Disable ROMCS# for writes 1 = Enable ROMCS# for writes	Hidden refresh: 0 = Normal refresh 1 = Hidden refresh	ATCLK frequency: 00 = LCLK +4 01 = LCLK +3 10 = LCLK +2 11 = LCLK		CPU master to PCI slave write: (turn- around between address and data phases) 0 = 1 LCLK 1 = 0 LCLK			



912-3000-032

Revision: 1.0

Page 197

- 9004196 0001360 556 **-**

Table 5-5 82C558N System Control Registers - PCIDV1 40h-FFh (conf	Table 5-5
---	-----------

7	6	5	4	3	2	1	0
PCIDV1 48h			Pin Programn	ning Register B		•	Default = 00h
Pin	122	Pin	123	Pin 124	Pin 135	Pin 128	Pin 129
functio	nality:	functio	nality:	functionality:	functionality:	functionality:	functionality:
Non-602AMode	602AMode	Non-602AMode	602AMode	Non-602A	Non-602A	Non-602A	Non-602A
00 = DREQ1/6	00 = DREQ1	00 = DREQ3/7	00 = DREQ3	Mode	Mode	Mode	Mode
01 = DREQ1	01 = DREQ1/6	01 = DREQ3	01 = DREQ3/7	0 = IRQ1	0 = IRQ14	0 = IRQ6	0 = IRQ7
10 = DREQ6	10 = DREQ6	10 = DREQ7	10 = DREQ7	1 = IRQ1/4	1 = Rsrvd	1 = IRQ6/7	1 = Rsrvd
11 = Rsrvd	11 = DREQB	11 = Rsrvd	11 = Rsrvd	602AMode	602AMode	602AMode	602AMode
				0 = RQMX0	0 = RQMX1	0 = IRQ6	0 = IRQ7
				(IRQ1/3/10/12)	(IRQ8#/4/14/15	1 = Rsrvd	1 = Rsrvd
				1 = Rsrvd	1 = Rsrvd		
PCIDV1 49h							Default = 00h
Pin 116 fu	nctionality:	Pin 117 fu	nctionality:	Pin 120 fu	nctionality:	Pin 121 fu	nctionality:
Non-602AMode	602AMode	Non-602AMode	602AMode	Non-602AMode	602AMode	Non-602AMode	
00 = IRQ10/12	00 = DREQ5	00 = IRQ3/4	00 = DREQ6	00 = IRQ8#/15	00 = DREQ7	00 = DREQ0/5	00 = DREQ0
01 = IRQ10	01 = Rsrvd	01 = IRQ3	01 = KBRST#	01 = IRQ8#	01 = KBA20M	01 = DREQ0	01 = DREQ0/5
10 = IRQ12	10 = Rsrvd	10 = IRQ4	10 = Rsrvd	10 = IRQ15	10 = Rsrvd	10 ≃ DREQ5	10 = DREQ5
11 = Rsrvd	11 = Rsrvd	11 = Rsrvd	11 = Rsrvd	11 = Rsrvd	11 = Rsrvd	11 = Rsrvd	11 = DREQA
Note: Non-602A	Mode: PCIDV1 4	5h[7] = 0, 602A M	ode: PCIDV1 45h	[7] = 1			
		A STATE OF THE STA					
PCIDV1 4Ah			ROM Chip S	ielect Register			Default = 00h
ROMCS# for	ROMCS# for	ROMCS# for	ROMCS# for	ROMCS# for	ROMCS# for	ROMCS# for	ROMCS# for
segment	segment	segment	segment	segment	segment	segment	segment
F8000h-	F0000h-	E8000h-	E0000h-	D8000h-	D0000h-	C8000h-	C0000h-
FFFFFh:	F7FFFh:	EFFFFh:	E7FFFh	DFFFFh:	D7FFFh:	CFFFFh:	C7FFFh:
0 = Enable	0 = Enable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable
1 = Disable	1 = Disable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable
PCIDV1 4Bh							Default = 00h
ROMCS# for	ROMCS# for	ROMCS# for	ROMCS# for	ROMCS# for	ROMCS# for	ROMCS# for	ROMCS# for
segment	segment	segment	segment	segment	segment	segment	segment
FFFF8000h-	FFFF0000h-	FFFE8000h-	FFFE0000h-	FFFD8000h-	FFFD0000h-	FFFC8000h-	FFFC0000h-
FFFFFFFh:	FFFF7FFFh:	FFFEFFFFh:	FFFE7FFFh:	FFFDFFFFh:	FFFFD7FFFh:	FFFCFFFh:	FFFC7FFFh:
0 = Enable	0 = Enable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable
1 = Disable	1 = Disable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable
						. 4 1 698599	Default = 40h
PCIDV1 4Ch	Т			ming Register C			Default = 401
Include as part		DREQB mapping:				apping: ⁽¹⁾	
DREQA map-	000 = DREQ0		= Rsrvd	0000 = Rsrvd	0100 = IRQ4	1000 = IRQ8#	1100 = IRQ12
ping descrip-	001 = DREQ1		= DREQ5	0001 = IRQ1	0101 = IRQ5	1001 = IRQ9	1101 = Rsrvd
tion (PCIDV1	010 = DREQ2		= DREQ6	0010 = Rsrvd	0110 = IRQ6	1010 = IRQ10	1110 = IRQ14
4Dh[1:0])	011 = DREQ3	111	= DREQ7	0011 = IRQ3	0111 = IRQ7	1011 = IRQ11	1111 = IRQ15
PCIDV1 4Dh							Default = 02i
Reserved	Pin 73	Reserved	Pin 125	2:1 mu	x clock:		mapping:
	functionality:	1	functionality:	00 = ATCLK	10 = OSC	000 = DREQ0	100 = Rsrvd
	0 = XDIR		0 = PPWRL1	01 = LCLK	11 = Rsrvd	001 = DREQ1	101 = DREQ5
	1 = GPCS2#		1 = RSMRST	This setting is v	alid only for pins	010 = DREQ2	110 = DREQ6
		1			o accept muxed	011 = DREQ3	111 = DREQ7
					a '157 type mux.		
(4) 16 = : 440 :	programmed to be	IBOA than that in	torrupt that IDOA			through any pin t	hat may be nro-
(1) IT pin 113 is	programmed to be accept that interru	ent (by itself or the	nerrupt triat IRQA	no mapped to whe	not be recognized	is set	maciniay oo pio
grammed to	accept that interru	ipi (by itself of Wh	EII IIIUXEG WIUI OU	iei iiiteiiupis) Wile	WE TO THE REPORT OF	10 JG1.	
For more specific	cs on pin program	ming, reter Section	n 3.5 (8∠C558N S	olgital Descriptions	97.		



Page 198 Revision: 1.0

912-3000-032

-- 9004196 0001361 492 **--**

Table 5-5	82C558N System Control Registers - PCIDV1 40h-FFh (cont.)
-----------	---

PCIDV1 4Eh 0 = Test 4		en was	Anna and the second	agram and the second se					
0 = Test 4			0.00	<u> </u>	_				
		Miscellaneous Control Register C Default = 0							
Dischied	0 = Test 3	0 = Test 2	0 = Test 1	Pipelined byte	EOP	Byte merge:	ISA master data		
Disabled	Disabled	Disabled	Disabled	merge function:	configuration:	0 = Disable	swap:		
1 = Test 4	1 = Test 3	1 = Test 2	1 = Test 1	0 = Disable	0 = Output	1 = Enable	0 = Enable		
Enabled	Enabled	Enabled	Enabled	1 = Enable	1 = Input		1 = Disable		
PCIDV1 4Fh							Default = 00		
Reserved			AT clock wait	Reserved					
			state control:						
			0 = Extra WS						
			for ISA cycles						
			1 = No extra WS						
		outhir desirable seems			lade word to do no				
PCIDV1 50h	CIDV1 50h PCI IRQ Control Register B						Default = 00i		
		ated when PCI	Selects IRQ signal to be generated when PCIRQ2# has been triggered:		Selects IRQ signal to be gener- ated when PCIRQ1# has been triggered:		Selects IRQ signal to be generated when PCIRQ0# has been triggered:		
00 = Disabled	10 = IRQ4	00 = Disabled	10 = IRQ4	00 = Disabled	10 = IRQ4	00 = Disabled	10 = IRQ4		
01 = IRQ3	11 = IRQ7	01 = IRQ3	11 = IRQ7	01 = IRQ3	11 = IRQ7	01 = IRQ3	11 = IRQ7		
PCIDV1 51h							Default = 00i		
Reserved (RO)					Triggering for IRQ3:	Triggering for IRQ4:	Triggering for IRQ7:		
					0 = Edge	0 = Edge	0 = Edge		
					1 = Level	1 = Level	1 = Level		
PCIDV1 52h throug	nh EDh are rec	served Do not ac	case those ragic	tore		ring views field this graphs			
	gii. Dii ale let	SCI TOU. DO HOL AU	cesa niese iegis	w.	1.5				
PCIDV1 FEh			Stop Grant Cycle	Data Register (R			Default = 00		

A byte write to this register indicates a Stop Grant cycle. The data is "don't care". Read from this register is undefined. The 82C557 propa gates the CPU Stop Grant cycle as a configuration write to this register. The BIOS should never write to this configuration register. The 82C558N should ignore any write to this space unless it has driven STPCLK# active.



912-3000-032 Revision: 1.0 Page 199

■ 9004196 0001362 329 ■

5.2.2 82C558N Power Management Register Descriptions

The Power Management Registers are part of the SYSCFG register group. They are located in the 82C558N and are accessed by an indexing scheme.

Port 022h is used as the Index Register and Port 024h is the Data Register. Each access to a control register consists of a:

- write to Port 022h, specifying the desired register in the data byte,
- followed by a read or write to Port 024h with the actual register data.

The index resets after every access; so every data access (via Port 024h) must be preceded by a write to Port 022h even if the same register is being accessed consecutively. Note that all reserved bits are to be set to zero unless otherwise noted.

Table 5-6 gives the Power Management Register's formats.

Note: In Table 5-6 all bit formats are read/write and their default value is 0 unless noted otherwise. RO = Read Only, R/W = Read/Write, and WO = Write Only.

Table 5-6 82C558N Power Management Registers: SYSCFG 40h-F2h

Table 5-6	82C558N POV	558N Power Management Registers: SYSCFG 40h-F2h							
7	6	5	4	3	2	1	0		
SYSCFG 40h	40h PMU Control Register 1								
Reserved	Global timer divide: 0 = +1 1 = +4	LLOWBAT polarity: 0 = Active high 1 = Active low	LOWBAT polarity: 0 = Active high 1 = Active low	Reserved	EPMI1# polarity: 0 = Active high 1 = Active low	EPMI0# polarity: 0 = Active high 1 = Active low	Reserved		
SYSCFG 41h			DOZE_TIME	ER Register 2			Default = 00h		
DOZE_0 time-out select: 000 = 2ms 001 = 4ms 010 = 8ms 011 = 32ms 100 = 128ms 101 = 512ms 110 = 2s 111 = 8s Time-out generates PMI#27.			Doze mode STPCLK# modulation (STPCLK# modulated by BCLK defined in E6h[7:6]): 000 = No Modulation (STPCLK# = 1) 001 = STPCLK# thi = 0.75 * 16 BCLKs 010 = STPCLK# thi = 0.5 * 16 BCLKs 011 = STPCLK# thi = 0.25 * 16 BCLKs 100 = STPCLK# thi = 0.125 * 16 BCLKs 101 = STPCLK# thi = 0.125 * 16 BCLKs 101 = STPCLK# thi = 0.03125 * 32 BCLKs 110 = STPCLK# thi = 0.015625 * 64 BCLKs			ACCESS events reset doze mode: 0 = Disable 1 = Enable	Doze control select: 0 = Hardware 1 = Software		
SYSCFG 42h	· ·		Clock Sour	ce Register 1			Default = 00h		
Clock source for GNR1_TIMER		r KBD_TIMER			Clock source for LCD_TIMER				
SYSCFG 43h		· · · · · · · · · · · · · · · · · · ·	PMU Contr	ol Register 3			Default = 00h		
LCD_ACCESS includes I/O range 3B0h- 3DFh: 0 = Yes 1 = No	LCD_ACCESS includes mem- ory A0000- BFFFFh: 0 = Yes 1 = No	_	mple rate: (A PMI th time LOWBAT ed active.) 10 = 128s 11 = Rsrvd						
SYSCFG 44h	Time co	unt byte for LCD_		er Register LCD_ACCESS.	Time-out generate		Default = 00h		
SYSCFG 45h	DSK_TIMER Register Default Time count byte for DSK_TIMER - monitors DSK_ACCESS. Time-out generates PMI#9.								
·						and the second trade	er, er en		



Page 200 Revision: 1.0

912-3000-032

- 9004196 0001363 265

7	6	5	4	3	2	1	0
SYSCFG 46h			KBD_TIM	ER Register			Default = 00h
	Time cou		TIMER - monitors	_	•	PMI#10.	
	f kökt och filologistet						
SYSCFG 47h		t byte for GNR1_1	TIMER - monitors	ER Register GNR1_ACCESS.	Time-out generate	es PMI#11.	Default = 00h
SYSCFG 48h		GNR1_ACCES	GNR1 Base AdSS base address:		• • • • • • • • • • • • • • • • • • • •		Default = 00h
SYSCFG 49h			GNR1 Con	trol Register			Default = 00h
GNR1 base	Write decode:	Read decode:	GNI	R1 mask bits for a	ddress A[5:1] (I/O) or A[19:15] mem	IOTY:
address:	0 = Disable	0 = Disable	A 1 in a particula	r bit means that th	e corresponding b	it at 48h[4:0] is no	t compared. This
A9 (I/O) A23 (Memory)	1 = Enable	1 = Enable		is used to c	letermine address	block size.	
SYSCFG 4Ah			Chip Select 0 Bas pase address: A[8:	1] (I/O) or A[22:15] (Memory)		Default = 00h
SYSCFG 4Bh	<u>Dients de describilles Décusi</u>			Control Register	WYYX HAN AWAY A CAN		Default = 00h
GPCS0# base	Write decode:	Read decode:	Chip select	GPCS0# mas	k bits for address.	A[4:1] (I/O) or A[1	8:15] memory:
address:	0 = Disable	0 = Disable	active:	A 1 in a particula	ar bit means that t	he corresponding	bit at 4Ah[3:0] is
A9 (I/O) A23 (Memory)	1 = Enable	1 = Enable	0 = w/Cmd 1 = Before ALE	not compare	ed. This is used to	determine addres	s block size.
SYSCFG 4Ch		(Chip Select 1 Bas	e Address Regis	ter	<u> Marini da Lisada d</u>	Default = 00h
			pase address: A[8:	_			
010050 151				Maria (A. Maria) (A. Maria)	erina i Parada ya mininga a P		
SYSCFG 4Dh				Control Register			Default = 00h
GPCS1# base address:	Write decode:	Read decode:	Chip select active:	l	k bits for address		
A9 (I/O)	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = w/Cmd	•	ar bit means that t ed. This is used to		
A23 (Memory)	I - Lilable	1 - Ellable	1 = before ALE	not compare	a. This is used to	determine addres	s block size.
					a salat a recording as	e sa sa jednika famoda.	
SYSCFG 4Eh			Idle Reload Even	t Enable Registe	r 1		Default = 00h
GPCS1_ ACCESS:	GPCS0_ ACCESS:	LPT_ ACCESS:	GNR3_ ACCESS:	GNR1_ ACCESS:	KBD_ ACCESS:	DSK_ ACCESS:	LCD_ ACCESS:
0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable
1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable
SYSCFG 4Fh	* * * * * * * * * * * * * * * * * * * *		IDLE_TIM	ER Register		Marie Care Marie Marie Serie	Default = 00h
	Time count by	te for IDLE TIME	D monitoro color	atod IBOs and EDI	Mla Tima aut aan	orotoe DMI#4	



Default = 00h

Start Suspend

(WO):

1 = Enter

Suspend mode

912-3000-032 Revision: 1.0 Page 20

■ 9004196 0001364 1Tl **■**

PMU Control Register 4

Write = 1 to

start Doze

Read: Doze

status

0 = Counting

1 = Timed out

Ready to

Resume (RO):

0 = Not in

Resume

1 = Ready to

Resume

PMU mode

(RO):

0 = Nothing

pending

1 = Suspend

active (clear PMI#6)

14.3MHz to

82C558N:

0 = Enable

1 = Disable

SYSCFG 50h

Software start

SMI:

0 = Clear SMI

1 = Start SMI

Reserved

IRQ8 polarity:

0 = Active low

1 = Active high

Table 5-6 82C558N Power Management Registers: SYSCFG 40h-F2h (cont.)

7	6	5	4	3	2	1	0
SYSCFG 51h		· · · · · · · · · · · · · · · · · · ·	Beeper Co	ntrol Register	•	•	Default = 00h
		Rese	erved			Beeper 00 = No Action 01 = 1kHz	control: 10 = Off 11 = 2kHz
SYSCFG 52h			-	nd Register 1 se storage byte			Default = 00h
SYSCFG 53h			•	nd Register 2 se storage byte			Default = 00h
SYSCFG 54h		embaksida a — , amir , autorialistia	Power Control	Latch Register 1		The Control of the Co	Default = 00h
Ena	ible [3:0] to write l 0 = Disable	1 = Enable		0 = La	Read/write data b tch output low	its for PPWR[3:0] 1 = Latch o	
SYSCFG 55h			Power Control	Latch Register 2			Default = 0Fh
Ena	ble [3:0] to write la 0 = Disable	atch lines PPWR[1 = Enable	7:4]:	1	rite data bits for Pf tch output low	PWR[7:4] (Default 1 = Latch o	· '
SYSCFG 56h			Res	erved			Default = 00h
SYSCFG 57h		<u> </u>	PMU Contr	ol Register 5		Allen Albertal to a winder the second	Default = 00h
Reserved	INTRGRP generates PMI#6: 0 = Disable 1 = Enable	DSK_ACCESS includes FDD: 0 = Yes 1 = No	DSK_ACCESS includes HDD 0 = Yes 1 = No		Rese	erved	
SYSCFG 58h			PMU Ever	nt Register 1	<u> </u>		Default = 00h
LOWBAT F			MI#2 SMI:		MI#1 SMI:	ŀ	PMI#0 SMI:
00 = Disable	11 = Enable	00 = Disable	11 = Enable	00 = Disable	11 = Enable	00 = Disable	11 = Enable
SYSCFG 59h			PMU Ever	nt Register 2			Default = 00h
Allow software SMI: 0 = Disable 1 = Enable	Reload timers on Resume: 0 = No 1 = Yes	Suspend F 00 = [RGRP PMI#6, PMI#7 SMI: Disable Enable	00 = 1	PMI#5 SMI: Disable Enable		R PMI#4 SMI: Disable Enable
SYSCFG 5Ah			PMU Ever	nt Register 3	2		Default = 00h
GNR1_TIMER 00 = Disable	R PMI#11 SMI: 11 = Enable	KBD_TIMER 00 = Disable	PMI#10 SMI: 11 = Enable	DSK_TIMER 00 = Disable	R PMI#9 SMI: 11 = Enable	LCD_TIMER 00 = Disable	PM#8 SMI: 11 = Enable
SYSCFG 5Bh			PMU Ever	nt Register 4			Default = 00h
Reserved	Global SMI control: 0 = Allow 1 = Mask	Rese	erved	GNR1 next access PMI#15: 0 = Disable 1 = Enable	KBD next access PMI#14: 0 = Disable 1 = Enable	DSK next access PMI#13: 0 = Disable 1 = Enable	LCD next access PMI#12: 0 = Disable 1 = Enable



Page 202 Revision: 1.0 912-3000-032

9004196 0001365 038

Table 5-6	82C558N Power	Management Re	egisters: SYSCFG	40h-F2h (cont.)
-----------	---------------	---------------	------------------	-----------------

				T	1	r	
7	6	5	4	3	2	1	0
SYSCFG 5Ch			PMI Source	e Register 1			Default = 00h
PMI#7, Suspend: 0 = Not Active 1 = Active	PMI#6, Resume or INTRGRP: 0 = Not Active 1 = Active	PMI#5, R_TIMER time-out: 0 = Not Active 1 = Active	PMI#4, IDLE_TIMER time-out: 0 = Not Active 1 = Active	PMI#3, LOWBAT: 0 = Not Active 1 = Active	PMI#2, EPMI1#: 0 = Not Active 1 = Active	PMI#1, EPMI0#: 0 = Not Active 1 = Active	PMI#0, LLOWBAT: 0 = Not Active 1 = Active
SYSCFG 5Dh			PMI Source	e Register 2	\$\$\$	N-M-Sign Sign	Default = 00h
PMI#15.	PMI#14.	PMI#13,	PMI#12,	PMI#11.	PMI#10,	PMI#9,	PMI#8,
GNR1_ ACCESS: 0 = None 1 = Active	KBD_ACCESS: 0 = Not Active 1 = Active	DSK_ACCESS: 0 = Not Active 1 = Active	LCD_ACCESS: 0 = Not Active 1 = Active	GNR1_TIMER: 0 = Not Active 1 = Active	KBD_TIMER: 0 = Not Active 1= Active	DSK_TIMER: 0 = Not Active 1 = Active	LCD_TIMER: 0 = Not Active 1 = Active
	alia muse mana	in in Produced, School See			Dr. facility (1947) W.		
SYSCFG 5Eh			Res	erved		organismos and a service companies and	Default = 00h
SYSCFG 5Fh		<u> </u>	PMU Contr	ol Register 6			Default = 00h
LCD_ACCESS includes ISA bus video access: 0 = Yes 1 = No	LCD_ACCESS includes local (VL/PCI) bus video access: 0 = No 1 = Yes	RSMGRP IRQs can Resume system: 0 = No 1 = Yes	Transitions on RINGI can Resume system: 0 = No 1 = Yes	Numt	per of RINGI trans	itions to cause Re	sume
SYSCFG 60h			Read R_Time	ount Register r original count		\$	Default = 00h
SYSCFG 61h				e Register			Default = 00h
debounce 00 = No (01 = 10 =	LLOWBAT rate select: debounce 250µs 8ms 500ms	debounce 00 = Active low, 01 = Active low, P 10 = Active high PMI in 11 = Active high PMI ir (See Section 4	RES# rate select: . edge-trig'd PMI . level-controlled MI n, level-sampled n, level-sampled 1 32ms 1.14.5.2, "SUS/ INGI Events")	PPWR0 auto- toggle in APM STPCLK mode: 0 = No PPWR0 auto-toggle 1 = Auto-toggle PPWR0 on entry and exit from APM STP- CLK mode	STPCLK# signal 0 = Disable 1 = Enable	00 = 1 01 = 1 10 =	recovery time: 120µs 240µs 1ms 2ms
SYSCFG 62h	-		IRQ Doze	Register 1			Default = 00h
IRQ13 Doze reset: 0 = Disable 1 = Enable	IRQ8 Doze reset: 0 = Disable 1 = Enable	IRQ7 Doze reset: 0 = Disable 1 = Enable	IRQ12 Doze reset: 0 = Disable 1 = Enable	IRQ5 Doze reset: 0 = Disable 1 = Enable	IRQ4 Doze reset: 0 = Disable 1 = Enable	IRQ3 Doze reset: 0 = Disable 1 = Enable	IRQ0 Doze reset: 0 = Disable 1 = Enable
SYSCFG 63h		<u> </u>	idle Time-Out	Select Register 1			Default = 00h
EPMI0# Level-trig'd: 0 = Disable 1 = Enable	IRQ13: 0 = Disable 1 = Enable	IRQ8: 0 = Disable 1 = Enable	IRQ7: 0 = Disable 1 = Enable	IRQ5: 0 = Disable 1 = Enable	IRQ4: 0 = Disable 1 = Enable	IRQ3: 0 = Disable 1 = Enable	IRQ0: 0 = Disable 1 = Enable



912-3000-032 Revision: 1.0 Page 203

■ 9004196 0001366 T74 ■

Table 5-6	82C558N Power Management Registers: SYSCFG 40h-F2h (cont.)
-----------	--

7	6	5	4	3	2	1	0
SYSCFG 64h			INTRGRP IRQ	Select Register 1	Milyerika inggara Milyerika	· · · · · · · · · · · · · · · · · · ·	Default = 00h
IRQ14:	IRQ8:	IRQ7:	IRQ6:	IRQ5:	IRQ4:	IRQ3:	IRQ1:
0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable	0 = Disable
1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable	1 = Enable
SYSCFG 65h			Doze I	Register			Default = 00h
All interrupts to	Reserved	EPMI0# Doze	Recognize SMI	IRQ1 Doze	EPMI3# Doze	EPMI2# Doze	EPMI1# Doze
CPU reset		reset:	during	reset:	reset:	reset:	reset:
Doze mode:		0 = Disable	STPCLK#:	0 = Disable	0 = Disable	0 = Disable	0 = Disable
0 = Disable		1 = Enable	0 = No	1 = Enable	1 = Enable	1 = Enable	1 = Enable
1 = Enable			1 = Yes				
SYSCFG 66h	N 100 100 100 100 100 100 100 100 100 10		PMU Contr	ol Register 7			Default = 00h
	S	Dana Amar		T T T T T T T T T T T T T T T T T T T	Reserved		·
Self-refresh DRAM	Suspend mode ATCLK fre-	Doze type:	Assert HOLD during suspend		Reserved		STPGNT cycle wait option:
selection:	quency:	0 = Modulate	0 = Yes				0 = Do not wait
0 = Normal	0 = Derived	STPCLK#	1 = No				
1 = Self-refresh	from LCLK	1 = Keep STPCLK#	'-165				1 = Wait for STPGNT cycle
	1 = 32kHz	asserted					before negat-
	(overridden by	asserted					ing STPCLK#
	SYSCFG						
	79h[0])						
		<u> </u>					
SYSCFG 67h			PMU Contr	ol Register 8			Default = 00h
	Rese	erved		Prevent	Normal mode S	TPCLK# modulati	on (read returns
				STPCLK#	B .	modulation setting	
				generation by	1	CLK defined in SY	
				SYSCFG		Modulation (STP	•
				50h[3] when INTR is active:	1	PCLK# thi = 0.75 *	
				0 = Disable	ļ	PCLK# t _{hi} = 0.5 *	
				1 = Enable		PCLK# thi = 0.25 *	
				'	1	CLK# thi = 0.125	
					i	CLK# thi = 0.0625	
					l .	LK# t _{hi} = 0.03125	
					111 = SIPC	LK# t _{hi} = 0.01562	5 - 64 BCLKS
SYSCFG 68h			Clock Sour	ce Register 3			Default = 00h
R_TIMER of	lock source	IDLE TIMER	clock source	Resume re	covery time:	PPWR[1:0] auto	o-toggle on entry
				00 = 8ms	10 = 128ms	and exit fro	m Suspend:
				01 = 32ms	11 = 30µs	0 = D	isable
				Note: Ignored	d if BEh[0] = 1.	1 = E	inable
				1	2		
SYSCFG 69h				R Register			Default = 00h
1	Time	count byte for R_	ΓIMER - starts to α	ount after a non-z	zero write to this re	gister.	
U	nlike the other tim	er registers, a rea	d from this registe	r returns the curn	ent count. Time-or	ut generates PMI#	P5.
					*	T. Samuel & C. Staff	



Page 204 Revision: 1.0 912-3000-032

■ 9004196 0001367 900 **■**

Table 5-6 82C558N Power Management Registers: SYSCFG 40h-F2h (cont.)

Table 5-6	82C558N Pov	ver Managem	ent Registers	: SYSCFG 40	h-F2h (cont.)		
7	6	5	4	3	2	1	0
SYSCFG 6Ah			RSGGRP IF	RQ Register 1			Default = 00h
EPMI1# Resume: 0 = Disable 1 = Enable	EPMI0# Resume: 0 = Disable 1 = Enable	IRQ8 Resume: 0 = Disable 1 = Enable	IRQ7 Resume: 0 = Disable 1 = Enable	IRQ5 Resume: 0 ≃ Disable 1 = Enable	IRQ4 Resume: 0 = Disable 1 = Enable	IRQ3 Resume: 0 = Disable 1 = Enable	IRQ1 Resume: 0 = Disable 1 = Enable
SYSCFG 6Bh		en de la companya de	Resume Sour	ce Register (RO)			Default = 00h
Drive REFRESH#low during Suspend: 0 = No 1 = Yes		Rese	erved		SUS/RES# caused Resume: 0 = No 1 = Yes	RSMGRP caused Resume: 0 = No 1 = Yes	RINGI caused Resume: 0 = No 1 = Yes
SYSCFG 6Ch			•	d Register 3 se storage byte	<u>to cold fibbles Verbook to e</u>	Wilson to I and the William	Default = 00h
SYSCFG 6Dh			-	d Register 4 se storage byte			Default = 00h
SYSCFG 6Eh			•	d Register 5 se storage byte			Default = 00h
SYSCFG 6Fh			•	d Register 6 se storage byte			Default = 00h
SYSCFG 70h	GNR1_ACC	ESS base addres		Idress Register 1	A[15:10] for I/O (ri	ght-aligned).	Default = 00h
SYSCFG 71h	NR1_ACCESS m	ask bits: Mask for		rol Register 1 ry watchdog or ma	ask for A[15:10] fo	r I/O (right-aligne	Default = FFh d).
SYSCFG 72h		······································	GNR1 Cont	rol Register 2	11. 12.12	- type your a bear about and	Default = 00h
A[5:2	GNR1_ACCES:] for memory watc		or I/O.	Mask for A[5:	GNR1_ACCE 2] for memory wat	SS mask bits: chdog or mask fo	r A[9:6] for I/O.
SYSCFG 73h	GNR2_ACC	ESS base addres		Idress Register 1 nory watchdog or	A[15:10] for I/O (ri	ght-aligned).	Default = 00h
SYSCFG 74h	NR2_ACCESS m	ask bits: Mask for		rol Register 1 ry watchdog or m	ask for A[15:10] fo	r I/O (right-aligne	Default = FFh d).
SYSCFG 75h			GNR2 Cont	rol Register 2			Default = 00h
A [5:2	GNR2_ACCES:] for memory watc		or I/O.	Mask for A[5:	GNR2_ACCE 2] for memory wat	SS mask bits: chdog or mask fo	r A[9:6] for I/O.
SYSCFG 76h	·	<u> </u>	Doze Reload	Select Register 1	<u></u>		Default = 0Fh
LCD_ ACCESS: 0 = DOZE_0 1 = DOZE_1	KBD_ ACCESS: 0 = DOZE_0 1 = DOZE_1	DSK_ ACCESS: 0 = DOZE_0 1 = DOZE_1	HDU_ ACCESS: 0 = DOZE_0 1 = DOZE_1	COM1&2_ ACCESS: 0 = DOZE_0 1 = DOZE_1	LPT_ ACCESS: 0 = DOZE_0 1 = DOZE_1	GNR1_ ACCESS: 0 = DOZE_0 1 = DOZE_1	GNR2_ ACCESS: 0 = DOZE_0 1 = DOZE_1



912-3000-032 Revision: 1.0 Page 205

■ 9004196 0001368 847 **■**

Table 5-6	82C558N Power Management Registers: SYSCFG 40h-F2h (co	nt.)

SYSCFG 77h	able 5-0	OZCODON POV	ver managem	ent vedizierz	. 313CFG 40	II-FZII (COIIL.)		
IRQ8:	7	6	5	4	3	2	1	0
DOZE_0	SYSCFG 77h	T ASSESSMENT TO SECURITION OF THE SECURITION OF	1.00 SEE 10.00	Doze Reload S	elect Register 2	e des estas, estaspes, es d		Default = 00
DOZE_0	IBO8.	IRO7:	IRO6:		-	IRO3:	IRO1:	IRQ0:
DOZE_1 1 = D		1	1		· ·	1	!	0 = DOZE 0
PCI/VL:	_		_			_		1 = DOZE_1
0 = DOZE_0 0 = DOZE_0 1 = DOZE_1 1 = D	SYSCFG 78h			Doze Reload S	elect Register 3			Default = 00
0 = DOZE_0 0 = DOZE_0 1 = DOZE_1 1 = D	PCI/VL:	IRQ15:	IRQ14:	IRQ13:	IRQ12:	IRQ11:	IRQ10:	IRQ9:
SYSCFG 79h				i '		1	i	0 = DOZE 0
DOZE_1 time-out select: DOZE_1 time-out select: DOSE_DOSE_DOSE_DOSE_DOSE_DOSE_DOSE_DOSE_		. –			_	_	· –	1 = DOZE_1
000 = No delay (Default) 100 = 64ms	SYSCFG 79h			PMU Contro	ol Register 11	<u> </u>	eju otekete bezerek	Default = 00
000 = No delay (Default) 100 = 64ms	DO	ZE 1 time-out sel	ect:	PMI# event trig-		Reserved		ATCLK,
Doze mode if the PMI event is enabled to generate SMI: 10 = 1s								ATCLK/2
110 = 4ms				•				status in
enabled to generate SMI:(1) 0 = No 1 = Yes (1) For example, to let PMI#11 reset the Doze mode without generating SMI to the CPU, SYSCFG 5Ah[7:6] must be set to 11b and S 5Bh[6] must be set. SYSCFG 7Ah GNR3_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Bh GNR3_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Ch GNR3_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Ch GNR3_ACCESS base address: A[5:2] for memory watchdog or ignored for I/O. GNR4_Base Address Register 1 GNR3_ACCESS mask bits: Mask for A[5:2] for memory watchdog or mask for A[9:6] for Mask for A[15:10] for I/O (right-aligned). SYSCFG 7Ch GNR4_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_COESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[5:2] for memory watchdog or ignored for I/O. Mask for A[5:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 80h ICW1 Shadow Register for INTC1 Defau SYSCFG 81h ICW2 Shadow Register for INTC1 Defau SYSCFG 83h ICW3 Shadow Register for INTC1 Defau				the PMI event is				Suspend:
1 = Defau (1) For example, to let PMI#11 reset the Doze mode without generating SMI to the CPU, SYSCFG 5Ah[7:6] must be set to 11b and S 58h[6] must be set. SYSCFG 7Ah GNR3_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Bh GNR3_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Ch GNR3_ACCESS base address: A[3:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Dh GNR4_ACCESS base address: A[3:6] for memory watchdog or mask for A[5:2] for memory watchdog or mask for A[5:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Eh GNR4_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Eh GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Eh GNR4_ACCESS base address: A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 80h ICW1 Shadow Register for INTC1 Defau								0 = Depends or
1 = Yes (1) For example, to let PMI#11 reset the Doze mode without generating SMI to the CPU, SYSCFG 5Ah[7:6] must be set to 11b and S 5Bh[6] must be set. SYSCFG 7Ah GNR3_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Bh GNR3_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Ch GNR3_ACCESS base address: GNR3_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Ch GNR3_ACCESS base address: GNR3_ACCESS mask bits: Mask for A[5:2] for memory watchdog or mask for A[9:6] for Memory watchdog or mask for A[9:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Dh GNR4_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Eh GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_CONTROL Register 1 GNR4_CONTROL Register 1 GNR4_CONTROL Register 1 GNR4_CONTROL Register 2 Defaution of the control Register 2 GNR4_CONTROL Register 1 GNR4_CONTROL Register 1 GNR4_CONTROL Register 1 GNR4_CONTROL Register 2 Defaution of the control Register 2 GNR4_CONTROL Register 1 GNR4_CONTROL Re				erate SMI:(1)				66h[6]
(1) For example, to let PMi#11 reset the Doze mode without generating SMI to the CPU, SYSCFG 5Ah[7:6] must be set to 11b and S 5Bh[6] must be set. SYSCFG 7Ah GNR3 Base Address Register 1 GNR3_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Bh GNR3_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Ch GNR3_ACCESS base address: A[5:2] for memory watchdog or ignored for I/O. Mask for A[5:2] for memory watchdog or mask for A[9:6] for Mask for A[15:10] for I/O (right-aligned). SYSCFG 7Dh GNR4_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Eh GNR4_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 80h ICW1 Shadow Register for INTC1 Defau SYSCFG 81h ICW2 Shadow Register for INTC1 Defau SYSCFG 82h ICW3 Shadow Register for INTC1 Defau SYSCFG 83h ICW4 Shadow Register for INTC1 Defau SYSCFG 83h ICW4 Shadow Register for INTC1 Defau SYSCFG 83h								1 = Driven low
SYSCFG 7Ch GNR3_ACCESS base address: A[5:2] for memory watchdog or ignored for I/O. GNR4 Base Address Register 1 GNR4_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Eh GNR4_ACCESS base address: A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[5:2] for memory watchdog or ignored for I/O. GNR4_CONTROL Register 2 Defauted GNR4_ACCESS base address: A[5:2] for memory watchdog or ignored for I/O. Mask for A[5:2] for memory watchdog or mask for A[9:6] for memory watchdog or mask for A[9:				GNR3 Cont	rol Register 1			Default = FF
GNR3_ACCESS base address: A[5:2] for memory watchdog or ignored for I/O. SYSCFG 7Dh GNR4_Base Address Register 1 GNR4_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Eh GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[5:2] for memory watchdog or ignored for I/O. Mask for A[5:2] for memory watchdog or mask for A[9:6] for SYSCFG 80h ICW1 Shadow Register for INTC1 Default SYSCFG 82h ICW3 Shadow Register for INTC1 Default Default Default GNR4_ACCESS mask bits: A[5:2] for memory watchdog or mask for A[9:6] for memory watchdog or	G	SNR3_ACCESS m	ask bits: Mask for	A[13:6] for memo	ry watchdog or ma	ask for A[15:10] fo	r I/O (right-aligned	i).
SYSCFG 7Dh GNR4 Base Address Register 1 GNR4_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Eh GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: GNR4_ACCESS base address: A[5:2] for memory watchdog or ignored for I/O. Mask for A[5:2] for memory watchdog or mask for A[9:6] for M	SYSCFG 7Ch			GNR3 Cont	rol Register 2			Default = 00
GNR4_ACCESS base address: A[13:6] for memory watchdog or A[15:10] for I/O (right-aligned). SYSCFG 7Eh GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address: A[5:2] for memory watchdog or ignored for I/O. GNR4_ACCESS mask bits: Mask for A[5:2] for memory watchdog or mask for A[9:6] for Mask for A[5:2] for memory watchdog or mask for A[9:6] for SYSCFG 80h ICW1 Shadow Register for INTC1 Default GNR4_ACCESS mask bits: Mask for A[5:2] for memory watchdog or mask for A[9:6] for Mask for A[5:2] for Mask for A[9:6] f	A[5:2			or I/O.	Mask for A[5:	_		A[9:6] for I/O.
GNR4_ACCESS mask bits: Mask for A[13:6] for memory watchdog or mask for A[15:10] for I/O (right-aligned). SYSCFG 7Fh GNR4_ACCESS base address:	SYSCFG 7Dh	GNR4_ACC	ESS base addres				ght-aligned).	Default = 00
GNR4_ACCESS base address: A[5:2] for memory watchdog or ignored for I/O. SYSCFG 80h ICW1 Shadow Register for INTC1 SYSCFG 81h ICW2 Shadow Register for INTC1 Default SYSCFG 82h ICW3 Shadow Register for INTC1 SYSCFG 83h ICW4 Shadow Register for INTC1 Default SYSCFG 83h ICW4 Shadow Register for INTC1 Default Default SYSCFG 83h Default Default Default SYSCFG 83h		SNR4_ACCESS m	ask bits: Mask for		_	ask for A[15:10] fo	r I/O (right-aligned	Default = FF
A[5:2] for memory watchdog or ignored for I/O. Mask for A[5:2] for memory watchdog or mask for A[9:6] for SYSCFG 80h ICW1 Shadow Register for INTC1 Default SYSCFG 82h ICW3 Shadow Register for INTC1 Default SYSCFG 83h ICW4 Shadow Register for INTC1 Default Default SYSCFG 83h	SYSCFG 7Fh			GNR4 Cont	rol Register 2	<u> </u>		Default = 00
SYSCFG 81h ICW2 Shadow Register for INTC1 Defaults SYSCFG 82h ICW3 Shadow Register for INTC1 Defaults SYSCFG 83h ICW4 SY	A[5:2			or I/O.	Mask for A[5:			r A[9:6] for I/O.
SYSCFG 82h ICW3 Shadow Register for INTC1 Defau SYSCFG 83h ICW4 Shadow Register for INTC1 Defau	SYSCFG 80h			ICW1 Shadow F	Register for INTC	1		Default = 00
SYSCFG 83h ICW4 Shadow Register for INTC1 Defau	SYSCFG 81h			ICW2 Shadow F	Register for INTC	1		Default = 00
0.00.0	SYSCFG 82h			ICW3 Shadow F	Register for INTC	1		Default = 00
	SYSCFG 83h			ICW4 Shadow F	Register for INTC		40.00	Default = 00
	SYSCEG 84b			DMA In-Progre	ss Register (RO		and the street of the street o	Default = 00



Page 206 Revision: 1.0 912-3000-032

9004196 0001369 783

Table 5-6 82C558N Power Management Registers: SYSCFG 40h-F2h (cont.)

7	6	5	4	3	2		1
Ch. 7 DMA	Ch. 6 DMA	Ch. 5 DMA	DMAC2 byte	Ch. 3 DMA	Ch. 2 DMA	1	0
in progress:	in progress:	in progress:	pointer flip-flop.	in progress:	in progress:	Ch. 1 DMA in progress:	Ch. 0 DMA in progress:
0 = N o	0 = No	0 = No	0 = Cleared	0 = No	0 = No	0 = No	0 = No
1 = Possibly	1 = Possibly	1 = Possibly	1 = Set	1 = Possibly	1 = Possibly	1 = Possibly	1 = Possibly
SYSCFG 85h			OCW2 Shadow I	Register for INTC	:1		Default = 001
SYSCFG 86h			OCW3 Shadow I	Register for INTC	1		Default = 00h
SYSCFG 87h		energy of the second	Res	erved			
SYSCFG 88h		<u> </u>	ICW1 Shadow R	tegister for INTC	2		Default = 00h
SYSCFG 89h			ICW2 Shadow F	Register for INTC	2		Default = 00h
SYSCFG 8Ah			ICW3 Shadow R	Register for INTC:	2		Default = 00h
SYSCFG 8Bh			ICW4 Shadow R	Register for INCT:	2	2 24, 27 - 13 10 10 10 10 10 10 10 10 10 10 10 10 10	Default = 00h
SYSCFG 8Ch			Res	erved			Helian H. S. S. S. H. Server III.
SYSCFG 8Dh		300 ST. N. S.	OCW2 Shadow I	Register for INTC	2		Default = 00h
SYSCFG 8Eh		, , , , , , , , , , , , , , , , , , , ,	OCW3 Shadow F	Register for INTC	2		Default = 00h
SYSCFG 8Fh			Res	erved			
SYSCFG 90h			Timer Channel 0			<u> </u>	Default = 00h
		T	imer Channel 0 co	ount low byte, A[7:	0]		
SYSCFG 91h		,	Timer Channel 0	High Byte Regist	ter		Default = 00h
		Tir	mer Channel 0 cou	int high byte, A[15	5:8] 		N. C.
SYSCFG 92h			Timer Channel 1				Default = 00h
SYSCFG 93h			Timer Channel 1 mer Channel 1 cou	• • •			Default = 00h
SYSCFG 94h			Timer Channel 2				Default = 00h
SYSCFG 95h			Timer Channel 2 mer Channel 2 cou				Default = 00h
SYSCFG 96h			Write Counter Hi	gh/Low Byte Late	::::::::::::::::::::::::::::::::::::::	200000000000000000000000000000000000000	
Unused	Unused	Timer Ch. 2 read LSB toggle bit	Timer Ch. 1 read LSB toggle bit	Timer Ch. 0 read LSB toggle bit	Timer Ch. 2 write LSB toggle bit	Timer Ch. 1 write LSB toggle bit	Timer Ch. 0 write LSB toggle bit
SYSCFG 97h-9A	\h		Pac	erved	marile compared the filling		Default = 00h
				Table of the second state of the second		PARLACIOSPO GERGANIA	Delauit – Ooi



912-3000-032

Page 207

■ 9004196 0001370 4T5 **■**

Revision: 1.0

Table 5-6 82C558N Power Management Registers: SYSCFG 40h-F2h (cont.)
--

7	6	5	1		<u> </u>		
SYSCFG 9Bh	·		3F2h + 3F7h S	hadow Register			
Shadows	Shadows	Shadows	Shadows	Shadows	Shadows	Shadows	Shadows
3F2h[7] "Mode	3F7h[1] "Disk	3F2h[5] "Drive 2	3F2h[4] "Drive 1	3F2h[3] "DMA	3F2h[2] "Soft	3F7h[0] *Disk	3F2h[0] "Drive
Select" bit	Type" bit 1	Motor" bit	Motor" bit	Enable" bit	Reset" bit	Type" bit 0	Select" bit
SYSCFG 9Ch	er (See Europea, Billy yn die Autobroein		372h + 377h S	hadow Register	SECTION CONTRACTOR	The State of the S	Default = 00h
Shadows	Shadows	Shadows	Shadows	Shadows	Shadows	Shadows	Shadows
372h[7] "Mode	377h[1] "Disk	372h[5] "Drive 2	372h[4] "Drive 1	372h[3] *DMA	372h[2] "Soft	377h[0] "Disk	372h[0] "Drive
Select" bit	Type" bit 1	Motor" bit	Motor" bit	Enable" bit	Reset" bit	Type" bit 0	Select" bit
a, ita, bysas-egent							
SYSCFG 9Dh-9E	Eh		Res	erved			Default = 00h
							D 4 1 AA1
SYSCFG 9Fh	O I: - 41			adow Register	h KBB00# i- i-	Lilia d	Default = 00h
			rt 064h bits [7:0] (r	•			
In this wa			Port 064h write and and then simply res				ccess the
1:5444	keyboard com	ioliei as needed a	ind then simply res	itore the Fort 004	i value just belore	ricaving Sivilvi.	
SYSCFG A0h			Feature Con	trol Register 1			Default = 80h
16-bit I/O	Global enable			Rese	erved		
		.4					
decoding:	for automatic						
decoding: 0 = Disable	for automatic internal						
-							
0 = Disable	internal						
0 = Disable	internal resistors:						
0 = Disable 1 = Enable	internal resistors: 0 = Disable					200 - Fie (#S-001 (1985))	
0 = Disable	internal resistors: 0 = Disable 1 = Enable			trol Register 2			Default = 00h
0 = Disable 1 = Enable	internal resistors: 0 = Disable		Heavy drive on	trol Register 2 Heavy drive on	Emerg. over-	Reserved	Default = 00h EPMI[1:0]#
0 = Disable 1 = Enable	internal resistors: 0 = Disable 1 = Enable		Heavy drive on MD bus:	Heavy drive on ISA bus:	Emerg. over- temp sense:	Reserved	Default = 00h EPMI[1:0]# status latch:
0 = Disable 1 = Enable	internal resistors: 0 = Disable 1 = Enable		Heavy drive on MD bus: 0 = Disable	trol Register 2 Heavy drive on ISA bus: 0 = Disable	Emerg. over- temp sense: 0 = Disable	Reserved	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic
0 = Disable 1 = Enable	internal resistors: 0 = Disable 1 = Enable		Heavy drive on MD bus:	Heavy drive on ISA bus:	Emerg. over- temp sense:	Reserved	Default = 00h EPMI[1:0]# status latch:
0 = Disable 1 = Enable	internal resistors: 0 = Disable 1 = Enable		Heavy drive on MD bus: 0 = Disable 1 = Enable	trol Register 2 Heavy drive on ISA bus: 0 = Disable	Emerg. over- temp sense: 0 = Disable	Reserved	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic
0 = Disable 1 = Enable SYSCFG A1h SYSCFG A2h PCI/VL bus I/O	internal resistors: 0 = Disable 1 = Enable Reserved	IRQ15 Doze	Heavy drive on MD bus: 0 = Disable 1 = Enable IRQ Doze IRQ14 Doze	trol Register 2 Heavy drive on ISA bus: 0 = Disable 1 = Enable Register 2 IRQ11 Doze	Emerg. over- temp sense: 0 = Disable 1 = Enable	IRQ9 Doze	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched Default = 00h IRQ6 Doze
0 = Disable 1 = Enable SYSCFG A1h SYSCFG A2h PCI/VL bus I/O access Doze	internal resistors: 0 = Disable 1 = Enable Reserved PCI/VL memory access	reset:	Heavy drive on MD bus: 0 = Disable 1 = Enable IRQ Doze IRQ14 Doze reset:	Heavy drive on ISA bus: 0 = Disable 1 = Enable Register 2 IRQ11 Doze reset:	Emerg. over- temp sense: 0 = Disable 1 = Enable IRQ10 Doze reset:	IRQ9 Doze reset:	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched Default = 00h IRQ6 Doze reset:
0 = Disable 1 = Enable SYSCFG A1h SYSCFG A2h PCI/VL bus I/O	internal resistors: 0 = Disable 1 = Enable Reserved PCI/VL memory access Doze reset:	reset: 0 = Disable	Heavy drive on MD bus: 0 = Disable 1 = Enable IRQ Doze IRQ14 Doze reset: 0 = Disable	Heavy drive on ISA bus: 0 = Disable 1 = Enable Register 2 IRQ11 Doze reset: 0 = Disable	Emerg. over- temp sense: 0 = Disable 1 = Enable IRQ10 Doze reset: 0 = Disable	IRQ9 Doze reset: 0 = Disable	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched Default = 00h IRQ6 Doze reset: 0 = Disable
0 = Disable 1 = Enable SYSCFG A1h SYSCFG A2h PCI/VL bus I/O access Doze reset: 0 = Disable	internal resistors: 0 = Disable 1 = Enable Reserved PCI/VL memory access Doze reset: 0 = Disable	reset:	Heavy drive on MD bus: 0 = Disable 1 = Enable IRQ Doze IRQ14 Doze reset:	Heavy drive on ISA bus: 0 = Disable 1 = Enable Register 2 IRQ11 Doze reset:	Emerg. over- temp sense: 0 = Disable 1 = Enable IRQ10 Doze reset:	IRQ9 Doze reset:	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched Default = 00h IRQ6 Doze reset:
0 = Disable 1 = Enable SYSCFG A1h SYSCFG A2h PCI/VL bus I/O access Doze reset:	internal resistors: 0 = Disable 1 = Enable Reserved PCI/VL memory access Doze reset:	reset: 0 = Disable	Heavy drive on MD bus: 0 = Disable 1 = Enable IRQ Doze IRQ14 Doze reset: 0 = Disable	Heavy drive on ISA bus: 0 = Disable 1 = Enable Register 2 IRQ11 Doze reset: 0 = Disable	Emerg. over- temp sense: 0 = Disable 1 = Enable IRQ10 Doze reset: 0 = Disable	IRQ9 Doze reset: 0 = Disable	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched Default = 00h IRQ6 Doze reset: 0 = Disable
0 = Disable 1 = Enable SYSCFG A1h SYSCFG A2h PCI/VL bus I/O access Doze reset: 0 = Disable	internal resistors: 0 = Disable 1 = Enable Reserved PCI/VL memory access Doze reset: 0 = Disable	reset: 0 = Disable	Heavy drive on MD bus: 0 = Disable 1 = Enable IRQ Doze IRQ14 Doze reset: 0 = Disable 1 = Enable	Heavy drive on ISA bus: 0 = Disable 1 = Enable Register 2 IRQ11 Doze reset: 0 = Disable	Emerg. over- temp sense: 0 = Disable 1 = Enable IRQ10 Doze reset: 0 = Disable 1 = Enable	IRQ9 Doze reset: 0 = Disable	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched Default = 00h IRQ6 Doze reset: 0 = Disable
0 = Disable 1 = Enable SYSCFG A1h SYSCFG A2h PCI/VL bus I/O access Doze reset: 0 = Disable 1 = Enable	internal resistors: 0 = Disable 1 = Enable Reserved PCI/VL memory access Doze reset: 0 = Disable	reset: 0 = Disable	Heavy drive on MD bus: 0 = Disable 1 = Enable IRQ Doze IRQ14 Doze reset: 0 = Disable 1 = Enable	Heavy drive on ISA bus: 0 = Disable 1 = Enable Register 2 IRQ11 Doze reset: 0 = Disable 1 = Enable	Emerg. over- temp sense: 0 = Disable 1 = Enable IRQ10 Doze reset: 0 = Disable 1 = Enable	IRQ9 Doze reset: 0 = Disable	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched Default = 00h IRQ6 Doze reset: 0 = Disable 1 = Enable
0 = Disable 1 = Enable SYSCFG A1h SYSCFG A2h PCI/VL bus I/O access Doze reset: 0 = Disable 1 = Enable SYSCFG A3h	internal resistors: 0 = Disable 1 = Enable Reserved PCI/VL memory access Doze reset: 0 = Disable 1 = Enable	reset: 0 = Disable 1 = Enable	Heavy drive on MD bus: 0 = Disable 1 = Enable IRQ Doze IRQ14 Doze reset: 0 = Disable 1 = Enable	trol Register 2 Heavy drive on ISA bus: 0 = Disable 1 = Enable Register 2 IRQ11 Doze reset: 0 = Disable 1 = Enable	Emerg. over- temp sense: 0 = Disable 1 = Enable IRQ10 Doze reset: 0 = Disable 1 = Enable	IRQ9 Doze reset: 0 = Disable 1 = Enable	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched Default = 00h IRQ6 Doze reset: 0 = Disable 1 = Enable Default = 00h
0 = Disable 1 = Enable SYSCFG A1h SYSCFG A2h PCI/VL bus I/O access Doze reset: 0 = Disable 1 = Enable SYSCFG A3h IRQ15:	internal resistors: 0 = Disable 1 = Enable Reserved PCI/VL memory access Doze reset: 0 = Disable 1 = Enable	reset: 0 = Disable 1 = Enable	Heavy drive on MD bus: 0 = Disable 1 = Enable IRQ Doze IRQ14 Doze reset: 0 = Disable 1 = Enable Idle Time-Out \$ IRQ11:	Heavy drive on ISA bus: 0 = Disable 1 = Enable Register 2 IRQ11 Doze reset: 0 = Disable 1 = Enable Select Register 2 IRQ10:	Emerg. over- temp sense: 0 = Disable 1 = Enable IRQ10 Doze reset: 0 = Disable 1 = Enable	IRQ9 Doze reset: 0 = Disable 1 = Enable	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched Default = 00h IRQ6 Doze reset: 0 = Disable 1 = Enable Default = 00h IRQ1: 0 = Disable 1 = Enable
0 = Disable 1 = Enable SYSCFG A1h SYSCFG A2h PCI/VL bus I/O access Doze reset: 0 = Disable 1 = Enable SYSCFG A3h IRQ15: 0 = Disable	internal resistors: 0 = Disable 1 = Enable Reserved PCI/VL memory access Doze reset: 0 = Disable 1 = Enable IRQ14: 0 = Disable	reset: 0 = Disable 1 = Enable IRQ12: 0 = Disable	Heavy drive on MD bus: 0 = Disable 1 = Enable IRQ Doze IRQ14 Doze reset: 0 = Disable 1 = Enable IRQ11: 0 = Disable 1 = Enable	Heavy drive on ISA bus: 0 = Disable 1 = Enable Register 2 IRQ11 Doze reset: 0 = Disable 1 = Enable Select Register 2 IRQ10: 0 = Disable	Emerg. over- temp sense: 0 = Disable 1 = Enable IRQ10 Doze reset: 0 = Disable 1 = Enable IRQ9: 0 = Disable 1 = Enable	IRQ9 Doze reset: 0 = Disable 1 = Enable IRQ6: 0 = Disable	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched Default = 00h IRQ6 Doze reset: 0 = Disable 1 = Enable Default = 00h IRQ1: 0 = Disable 1 = Enable
0 = Disable 1 = Enable SYSCFG A1h SYSCFG A2h PCI/VL bus I/O access Doze reset: 0 = Disable 1 = Enable SYSCFG A3h IRQ15: 0 = Disable 1 = Enable SYSCFG A4h	internal resistors: 0 = Disable 1 = Enable Reserved PCI/VL memory access Doze reset: 0 = Disable 1 = Enable IRQ14: 0 = Disable	reset: 0 = Disable 1 = Enable IRQ12: 0 = Disable	Heavy drive on MD bus: 0 = Disable 1 = Enable IRQ Doze IRQ14 Doze reset: 0 = Disable 1 = Enable IRQ11: 0 = Disable 1 = Enable	trol Register 2 Heavy drive on ISA bus: 0 = Disable 1 = Enable Register 2 IRQ11 Doze reset: 0 = Disable 1 = Enable Select Register 2 IRQ10: 0 = Disable 1 = Enable	Emerg. over- temp sense: 0 = Disable 1 = Enable IRQ10 Doze reset: 0 = Disable 1 = Enable IRQ9: 0 = Disable 1 = Enable	IRQ9 Doze reset: 0 = Disable 1 = Enable IRQ6: 0 = Disable	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched Default = 00h IRQ6 Doze reset: 0 = Disable 1 = Enable Default = 00h IRQ1: 0 = Disable
0 = Disable 1 = Enable SYSCFG A1h SYSCFG A2h PCI/VL bus I/O access Doze reset: 0 = Disable 1 = Enable SYSCFG A3h IRQ15: 0 = Disable 1 = Enable	internal resistors: 0 = Disable 1 = Enable Reserved PCI/VL memory access Doze reset: 0 = Disable 1 = Enable IRQ14: 0 = Disable 1 = Enable	reset: 0 = Disable 1 = Enable IRQ12: 0 = Disable 1 = Enable	Heavy drive on MD bus: 0 = Disable 1 = Enable IRQ Doze IRQ14 Doze reset: 0 = Disable 1 = Enable IRQ11: 0 = Disable 1 = Enable IRQ11: 0 = Disable 1 = Enable	trol Register 2 Heavy drive on ISA bus: 0 = Disable 1 = Enable Register 2 IRQ11 Doze reset: 0 = Disable 1 = Enable Select Register 2 IRQ10: 0 = Disable 1 = Enable Select Register 2	Emerg. over- temp sense: 0 = Disable 1 = Enable IRQ10 Doze reset: 0 = Disable 1 = Enable IRQ9: 0 = Disable 1 = Enable	IRQ9 Doze reset: 0 = Disable 1 = Enable IRQ6: 0 = Disable 1 = Enable	Default = 00h EPMI[1:0]# status latch: 0 = Dynamic 1 = Latched Default = 00h IRQ6 Doze reset: 0 = Disable 1 = Enable Default = 00h IRQ1: 0 = Disable 1 = Enable



Page 208 Revision: 1.0

912-3000-032

= 9004196 0001371 331 **=**

7	6	5	4	3	2	1	0
SYSCFG A5h			Thermal Manag	ement Register	1		Default = 00l
Thermal Mgmt.:				ibrium Level (EQL			
0 = Disable	This count corre	sponds to equilibr	<u> </u>	•	• •	QL, EQL is simply	subtracted from
1 = Enable	the u	oper activity count	byte and samplin	g continues. If the	count is below E0	QL, the count is cle	ared.
SYSCFG A6h		A REPORT OF THE PROPERTY OF TH	_	jement Register	2		Defauit = 00h
This co	unt correenande te	an over tempera	•	nit (OTL[7:0]):	ounter evenede Ol	L, the 82C558N e	
Tris Co	uni corresponds to	o an over-tempera		n clocking.	ounter exceeds O	L, the ozcoon e	ngages
SYSCFG A7h			Thermal Manag	jement Register			Default = 00h
	(CDUE(1:03):	Cool down hold	· · · · · · · · · · · · · · · · ·	, <u> </u>		Coal days time	
CPU efficiency		i	off (CDHO[1:0]):		erved	Cool-down time-o	
	w power oderate	1	seconds seconds	(See 515C	FG AAh[7:5])	00 = 2x 01 =	
	High		seconds			10=	
11 = Ve	•	3	seconds			11 =	
	rakan masalah mis	ar, mai Quillog (1985)	ea, a eags easan				
SYSCFG A8h-A	9h		Res	erved			Default = 00h
SYSCFG AAh			Thermal Manac	ement Register	<u> </u>		Default = 00h
Cool-do	wn clock rate (CD	OCR 2:0)	THMIN pin		r thermal mgmt.	Rese	
	nodulation by BCI	•	polarity:	1	n 156 is not pro-		
	SYSCFG E6h[7:6]		0 = High		ledicated THMIN)		
000 = No	modulation (STP	CLK# = 1)	1 = Low	00 = E	PMIO#		
001 = STF	PCLK# t _{hi} = 0.75 *	16 BCLKs	(Ignored if pin	I .	PMI1#		
	PCLK# thi = 0.5 *		156 is not pro-		PMI2#		
	PCLK# thi = 0.25 *		grammed to be THMIN)	11 = 5	PMI3#		
	CLK# t _{hi} = 0.125 '		i mivilia)				
	$CLK# t_{hi} = 0.0625$						
	LK# t _{hi} = 0.03125						
111 = STPC	LK# t _{hi} = 0.01562	5 * 64 BCLKs		<u> </u>			and the Sealer November
SYSCFG ABh		· · · · · · · · · · · · · · · · · · ·	Power Control	Latch Register 3	}		Default = 00h
Ena	ble [3:0] to write is	atch lines PPWR[1	1:8]:		Read/write data b	ts for PPWR[11:8]	
0 = Dis	sable	1	= Enable	0 = La	tch output low	1 = Latch ou	tput high
SYSCFG ACh			DE Interface Cor	nfiguration Regis	ter	3. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	Default = 00ł
LCLK fre	equency:	IDE command	pulse duration:	IDE interface	IDE port	3F7h[6:0]	IDE clock
00 =	Rsrvd	00 = 0	600ns	enable:	address select:	source:	source:
01 = 3	3 MHz	1	383ns	0 = Disable	0 = 1F0-7h,	0 = Local IDE	0 = OSC
	25MHz	ł	240ns	1 = Enable	3F6-7h	1 = ISA bus	1 = LCLK
11 = 1	6MHz	11 =	180ns		1 = 170-7h, 376-7h		
SYSCFG ADh		r	1	ntrol Register 3			Default = 00h
Rese	erved	CPU power	Reserved	INIT operation:		Reserved	
		state in Suspend:		0 = Normal			



912-3000-032 Revision: 1.0 Page 209

1 = Toggle on

Resume

■ 9004196 0001372 278 ■

0 = Powered

1 = 0 volt

Table 5-6 82C558N Power Management Registers: SYSCFG 40h-F2h (cont.)

7	6	5	4	3	2	1	0
SYSCFG AEh	74.4		GNR_ACCESS	Feature Registe	reducer sever (necession en es)		Default = 03h
Rese	erved	GNR2 cycle decode type:	GNR1 cycle decode type:	GNR2 base address:	GNR1 base address:	GNR2 mask bit:	GNR1 mask bit:
	0 = I/O 0 = I/O A0 (I/O) A0 (I/O) A0 (I/O) A14 (Memory)						A0 (I/O) A14 (Memory)
SYSCFG AFh-B		White is a substitute of part is wife facilities in being on	Res	erved			Default = 00h
SYSCFG B1h	Sec. 30 / 1 / 1 / 1 / 1 / 1 / 1 / 1 / 1 / 1 /		RSMGRP II	RQ Register 2	tatur setemblik di Aslabako	orioti i de ci Pedici i para leggir	Default = 00h
EPMI3# Resume:	EPMI2# Resume:	IRQ15 Resume:	IRQ14 Resume:	IRQ12 Resume:	IRQ11 Resume:	IRQ10 Resume:	IRQ9 Resume:
0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable	0 = Disable 1 = Enable
SYSCFG B2h			Clock Sour	ce Register 2			Default = 00h
Clock source for	or HDU_TIMER	Clock source fo	r COM2_TIMER	Clock source fo	r COM1_TIMER	Clock source for	GNR2_TIMER
SYSCFG B3h			Chip Select Cy	cle Type Registe	<u>ag Pulli neba dukegulur</u> P		Default = 00h
GPCS3# ROM width:	GPCS2# ROM width:	GPCS1# ROM width:	GPCS0# ROM width:	GPCS3# cycle type:	GPCS2# cycle type:	GPCS1# cycle type:	GPCS0# cycle type:
0 = 8-bit 1 = 16-bit	0 = 8-bit 1 = 16-bit	0 = 8-bit 1 = 16-bit	0 = 8-bit 1 = 16-bit	0 = I/O 1 = ROMCS	0 = I/O 1 = ROMCS	0 = I/O 1 = ROMCS	0 = I/O 1 = ROMCS
SYSCFG B4h	Time cou	nt byte for HDU_		ER Register HDU_ACCESS. T	ime-out generates	PMI#19.	Default = 00h
SYSCFG B5h	Time count	t byte for COM1_1	-	IER Register COM1_ACCESS.	Time-out generate	es PMI#17.	Default = 00h
SYSCFG B6h	Time count	t byte for COM2_1	_	IER Register COM2_ACCESS.	Time-out generate	es PMI#18.	Default = 00h
SYSCFG B7h	Time coun	t byte for GNR2_1	_	IER Register GNR2_ACCESS.	Time-out generate	es PMI#16.	Default = 00h
SYSCFG B8h		GNR2_ACCES	GNR2 Base A	ddress Register A[8:1] (I/O) or A[2	2:15] (Memory)		Default = 00h
SYSCFG B9h			GNR2 Con	trol Register		<u></u>	Default = 00h
GNR2 base address: A9 (I/O) A23 (Memory)	Write decode: 0 = Disable 1 = Enable	Read decode: 0 = Disable 1 = Enable		r bit means that th) or A[19:15] mem it at B8h[4:0] is not block size.	-
SYSCFG BAh			Chip Select 2 Bas	_			Default = 00h
		GPCS2# b	ase address: A[8:	1] (I/O) or A[22:15] (Memory)	Haristan II. yansaka berizika iki	



Page 210 Revision: 1.0 912-3000-032

9004196 0001373 104

Table 5-6	82C558N Power Management Registers: SYSCFG 40h-F2h (cont.)
-----------	--

7	6	5	4	3	2	1	0
SYSCFG BBh			Chip Select 2	Control Register			Default = 00h
GPCS2# base address: A9 (I/O) A23 (Memory)	Write decode: 0 = Disable 1 = Enable	Read decode: 0 = Disable 1 = Enable	Chip select active: 0 = w/Cmd 1 = before ALE	A[4:1] (I/O) or A[1 he corresponding determine addres	bit at BAh[3:0] is		
SYSCFG BCh	A STATE OF THE PARTY OF THE PAR		•	e Address Regis			Default = 00h
SYSCFG BDh			Chip Select 3	Control Register			Default = 00h
GPCS3# base address: A9 (I/O) A23 (Memory)	Write decode: 0 = Disable 1 = Enable	Read decode: 0 = Disable 1 = Enable	Chip select active: 0 = w/Cmd 1 = before ALE	A 1 in a particu BCh[3:0] is not		the corresponding used to determin ze.	8:15] memory: bit at SYSCFG e address block
SYSCFG BEh	<u> </u>	Charles I and the Second Secon	die Reload Even	t Enable Registe			Default = 00h
GPCS3#_ ACCESS: 0 = Disable 1 = Enable	GPCS2#_ ACCESS: 0 = Disable 1 = Enable	COM2_ ACCESS: 0 = Disable 1 = Enable	COM1_ ACCESS: 0 = Disable 1 = Enable	GNR2_ ACCESS: 0 = Disable 1 = Enable	HDU_ ACCESS: 0 = Disable 1 = Enable	GNR4_ ACCESS: 0 = Disable 1 = Enable	Override SYSCFG 68h[3:2]: 0 = No 1 = Recover time 1s
SYSCFG BFh			Chip Select Gra	nularity Registe	<u> </u>		Default = 0Fh
GPCS3# base address: A0 (I/O) A14 (Memory)	GPCS2# base address: A0 (I/O) A14 (Memory)	GPCS1# base address: A0 (I/O) A14 (Memory)	GPCS0# base address: A0 (I/O) A14 (Mem.)	GPCS3# mask bit: A0 (I/O) A14 (Memory)	GPCS2# mask bit: A0 (I/O) A14 (Memory)	GPCS1# mask bit: A0 (I/O) A14 (Memory)	GPCS0# mask bit: A0 (I/O) A14 (Memory)
SYSCFG C0h-D	4h		Res	erved	<u>artitus et flesse et etje</u>	<u> Pirmaging Baras IBB 45.50</u>	Default = 00h
SYSCFG D5h (D	Default = 00h)	: : : : : : : : : : : : : : : : : : : :	Resistor Co	ntrol Register	jesa in la in 1996	John J. M. Companyah	
Encoded DAC	C control during pend: r equipped lines thers low lines	SD control during Suspend: 0 = Ext PUs 1 = Engage int PUs always, except during Suspend.	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	or rogiate	Reserved		
SYSCFG D6h			PMU Contro	ol Register 10			Default = 00h
DSK_ACCESS: 0 = 3F5h only 1 = All FDC Ports (3F2,4,5,7h, & 372,4,5,7h)	DMA trap PMI#28 SMI: 0 = Disable 1 = Enable	DMAC1 byte pointer flip-flop (RO): 0 = Cleared 1 = Set	APM doze exit PMI#35: 0 = Disable 1 = Enable	SBHE# status trap (RO)	I/O port access trapped (RO): 0 = I/O read 1 = I/O write	Access trap bit A9 (RO)	Access trap bit A8 (RO)

OPTi

912-3000-032 Revision: 1.0 Page 211

- 9004196 0001374 040 **-**

Table 5-6 82C558N Power Management Registers: SYSCFG 40h-F2h (cont.)

7	6	5	4	3	2	1	0
SYSCFG D7h				Idress Register 1			Default = 00h
			Access trap add				
				ovide the 16-bit ad			
S 1 SCEG Don(2)	indicates whether			was trapped. SYS0 that was trapped.	org Donial Gives	the status of the	SBME# signal for
Maraka		Madaje I., Pom Distrije kom		that was trapped.	MOSET IN TERESTOR LOGISM		
SYSCFG D8h		a	PMU Ever	nt Register 5	<u> </u>	10 N. N. V. 12 C. M. C. S.	Default = 00h
HDU_TIME			ER PM#18	COM1_TIM		ı —	ER PMI#16
HDU_ACCESS	S PMI#23 SMI:	COM2_ACCES	S PMI#22 SMI:	COM1_ACCES		_	S PMI#20 SMI:
00 = Disable	11 = Enable	00 = Disable	11 = Enable	00 = Disable	11 = Enable	00 = Disable	11 = Enable
SYSCFG D9h		Basininin (m. 19. asis sagain) () .	PMU Ever	nt Register 6			Default = 00h
DOZE_TIMER	PMI#27 SMI	RINGLEM	II#26 SMI:	EPMI3# cool-	lown clocking	FPMI2# PI	M#24 SMI:
_	isable)isable	PMI#2	_)isable
01 = Enabl		'' -	Enable	00 = D	isable		Enable
10 = Enabl	_			11 = E	nable		
11 = Ena	ble both						
SYSCFG DAh		Power	Management Ev	rent Status Regis	ter (RO)		Default = 00h
				· · · · · · · · · · · · · · · · · · ·		EPMI1#	EPMIO#
Kese	erved	LOWBAT state:	LLOWBAT state:	EPMI3# state:	EPMI2# state:	state:	state:
		0 = Low	0 = Low	0 = Low	0 = Low	0 = Low	0 = Low
		1 = High	1 = High	1 = High	1 = High	1 = High	1 = High
			112.11.11.11		tin wardering b	77 9 7 9 7 3 3 3 5 6 8 8 8 6 6	
SYSCFG DBh		Ne	ct Access Event	Generation Regis	ter 2		Default = 00h
I/O blocking	SMI on cool-	External	External	HDU_	COM2_	COM1_	GNR2_
control:	down clocking	EPMI3# pin	EPMI2# pin	ACCESS	ACCESS	ACCESS	ACCESS
0 = Block I/O on	entry/exit:	polarity:	polarity:	PMI#23 on next access:	PMI#22 on next access:	PMI#21 on next access:	PMI#20 on next access:
next access	0 = Disable 1 = Enable	0 = Active high 1 = Active low	0 = Active high 1 = Active low	0 = No	0 = No	0 = No	0 = No
trap 1 = Unblock	I - Enable	I - Active low	I - Active low	1 = Yes	1 = Yes	1 = Yes	1 = Yes
1 Onblook		<u> </u>			The state of the s		
SYSCFG DCh			PMU SMI So	urce Register 3			Default = 00h
PMI#23,	PMI#22,	PMI#21,	PMI#20,	PMI#19,	PMI#18,	PMI#17,	PMI#16,
HDU_	COM2_	COM1_	GNR2_	HDU_	COM2_	COM1_	GNR2_
ACCESS:	ACCESS:	ACCESS:	ACCESS:	TIMER:	TIMER:	TIMER:	TIMER:
0 = None	0 = Clear	0 = Clear	0 = Clear 1 = Active	0 = Clear 1 = Active	0 = Clear 1 = Active	0 = Clear 1 = Active	0 = Clear 1 = Active
1 = Active	1 = Active	1 = Active	I - Active	1 - Active	I - Active	, T - Active	I - Active
SYSCFG DDh			PMU SMI Sol	urce Register 4			Default = 00h
	Reserved		PMI#28,	PMI#27,	PMI#26,	PMI#25,	PMI#24,
			DMA:	DOZE_TIMER:	RINGI:	EPMI3# pin/	EPMI2# pin:
			0 = Clear	0 = Clear	0 = Clear	cool-down	0 = Clear
			1 = Active	1 = Active	1 = Active	clocking:	1 = Active
						0 = Clear 1 = Active	
						I - ACTIVE	



Page 212 Revision: 1.0

sion: 1.0 912-3000-032

9004196 0001375 T87

Table 5-6 82C558N Power Management Registers: SYSCFG 40h-F2h (cont.)

7	6	5	4	3	2	1	O
SYSCFG DEh		Company	Default = 00h				
HDU_ ACCESS PMI#23 on current access: 0 = No 1 = Yes	ACCESS PMI#22 on current access: 0 = No	COM1_ ACCESS PMI#21 on current access: 0 = No	GNR2_ ACCESS PMI#20 on current access: 0 = No	GNR1_ ACCESS PMI#15 on current access: 0 = No	KBD_ ACCESS PMI#14 on current access: 0 = No	ACCESS PMI#13 on current access: 0 = No	LCD_ ACCESS PMI#12 on current access: 0 = No
1 – 168	i – res	i = res	1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes
SYSCFG DFh			Activity Trac	king Register			Default = 00h
HDU_ ACCESS activity: 0 = No 1 = Yes	ACCESS activity: 0 = No	ACCESS activity: 0 = No	ACCESS activity: 0 = No	ACCESS activity: 0 = No	ACCESS activity: 0 = No	ACCESS activity: 0 = No	LCD_ ACCESS activity: 0 = No 1 = Yes
SYSCFG E0h			Activity Trac	king Register 1			Default = 00h
		Rese	erved			ACCESS activity: 0 = No	GNR3_ ACCESS activity: 0 = No 1 = Yes
SYSCFG E1h		GNR3_ACCES		• • • • • • • • • • • • • • • • • • • •	2:15] (Memory)	<u>Proposition of the programmed and the proposition of the proposition </u>	Default = 00h
SYSCFG E2h			GNR3 Con	trol Register			Default = 00h
GNR3 base address: A9 (I/O) A23 (Memory))	0= Disable	1 .	bit means that the	corresponding bi	t at E1h[4:0] is not	•
SYSCFG E3h	· · · · · · · · · · · · · · · · · · ·	GNR4_ACCES		•	2:15] (Memory)		Default = 00h
SYSCFG E4h		MANAGE TO THE STATE OF THE STAT	GNR4 Con	trol Register	16 A. 1990 1993 1996 1997 1997	Segundan unterda	Default = 00h
GNR4 base address: A9 (I/O) A23 (Memory)		0= Disable	GNI	R4 mask bits for a	corresponding bi	t at E3h[4:0] is not block size.	ory: compared. This
SYSCFG E5h			GNR_ACCESS F	eature Register	<u> </u>	and the state of t	Default = 03h
Rese	erved	•	GNR3 cycle	GNR4	GNR3		GNR3 mask bit:



912-3000-032

Revision: 1.0

Page 213

■ 9004196 0001376 913 **■**

Table 5-6 82C558N Power Management Registers: SYSCFG 40h-F2h (cont.)

7	6	5	4	3	2	1	0
SYSCFG E6h			Clock Sour	ce Register 4			Default = 70h
ulation (For norm mode, then 00 = 01 01 = 32KH 10 = 4	STPCLK# mod- mal mode, Doze mal mgmt): 4KHz lz (Default) 50KHz 00KHz	GNR4_ ACCESS: 0 = DOZE_0 1 = DOZE_1	GNR3_ ACCESS: 0 = DOZE_0 1 = DOZE_1	Clock source for	r GNR4_TIMER	Clock source for	GNR3_TIMER
SYSCFG E7h	Time coun	t byte for GNR3_1	_	IER Register GNR3_ACCESS.	Time-out generat	es PMI#29.	Default = 00h
SYSCFG E8h	Time coun	t byte for GNR4_1	_	IER Register GNR4_ACCESS.	Time-out generat	es PMI#30.	Default = 00h
SYSCFG E9h			PMU Ever	nt Register 7		<u> 4 (55), 24, 24, 24, 24, 24, 24, 24, 24, 24, 24</u>	Default = 00h
GNR4_TIMER PMI#30 SMI: 00 = Disable 11 = Enable		00 = 0	GNR3_TIMER PMI#29 SMI: 00 = Disable 11 = Enable		GNR4_ ACCESS PMI#32 on next access: 0 = No 1 = Yes	GNR3_ ACCESS PMI#31 on current access: 0 = No 1 = Yes	GNR3_ ACCESS PMI#31 on next access: 0 = No 1 = Yes
SYSCFG EAh		<u> </u>	PMU Sour	ce Register 5			Default = 00h
Reserved	APM Doze exit PMI#35: 0 = Iñactive 1 = Active	Hot docking time-out SMI PMI#34 0 = Inactive 1 = Active	H/W DOZE_ TIMER reload PMI#33 0 = Inactive 1 = Active (on Doze exit)	GNR4_ ACCESS PMI#32 0 = Inactive 1 = Active	GNR3_ ACCESS PMI#31 0 = Inactive 1 = Active	GNR4_ TIMER PMI#30 0 = Inactive 1 = Active	GNR3_ TIMER PMI#29 0 = Inactive 1 = Active
SYSCFG EBh			Access Port Ac	idress Register 2	· · · · · · · · · · · · · · · · · · ·	<u> </u>	Default = 00h
Rese	erved		indicates whether		the 16-bit address i/O write access w	s of the port access as trapped. D6h[3]	
SYSCFG ECh	Along with SYSC	FG EDh[7:0], this	I/O write da	Register 1 (RO) ta trap[15:8]: the 16-bit write da	ta for trapped I/O	write instructions.	Default = 00h
SYSCFG EDh	Along with SYSC	CFG ECh[7:0], this	I/O write da	Register 2 (RO) ata trap[7:0]: the 16-bit write da	ita for trapped I/O	write instructions	Default = 00h
SYSCFG EEh			Power Contro	l Latch Register	63 Am		Default = 0Fh
Enat 0 = Dis	ole [3:0] to write la		5:12]: = Enable		e data bits for PP tch output low	WR[15:12] (Defaul 1 = Latch ou	-



Page 214

Revision: 1.0

912-3000-032

■ 9004196 0001377 85T 📼

Table 5-6 82C558N Power Management Registers: SYSCFG 40h-F2h (cont.)

i able 5-6	02C556N POV	wer managem	ent Registers	: 515CFG 40	n-F2n (cont.)		
7	6	5	4	3	2	1	0
SYSCFG EFh			Hot Docking C	ontrol Register 1			Default = 00h
Hot docking enable: 1 = Enable (Default) 0 = Disable	01 = 5 10 =	bounce rate: 100µs 512µs 1ms 2ms	HDI active level: 0 = Active high 1 = Active low (Valid only if pin 155 is programmed as dedicated HDI)	HDI SMI: 0 = No SMI on time-out (Default) 1 = Generate SMI on time-out	000 = 001 = 010 =	8ms 101 64ms 110	d: = 512ms = 2s = 8s = 16s
SYSCFG F0h		-25 a Taguannas monitorios	Hot Docking C	ontrol Register 2			Default = 00h
	EPMI2# reload IDLE_TIMER: 0 = Disable 1 = Enable	The second secon	ROM window feature: 0 = Disable 1 = Enable	00 = 01 = 7 10 = 2 11 = 5	ndow size: 64KB 128KB 256KB 512KB	00 = E 01 = E 10 = E 11 = E (Valid only if pii grammed as c	ger for HDI: EPMI0# EPMI1# EPMI3# n 155 is not prodedicated HDI)
SYSCFG F1h		Lov	v Order Start Add	dress for ROM W	indow		Default = 00h
	Start address	s bits A[23:19] for	ROM window		A18 (for 64KB, 128KB, 256KB window sizes) Ignored for 512KB window size	A17 (for 64KB,128KB window sizes) Ignored for 256KB and 512KB window sizes	A16 (for 64KB window size) Ignored for 128KB, 256KB, and 512KB win- dow sizes
SYSCFG F2h		Hin	h Order Start Ad	dress for ROM W	indow		Default = 00h
		_		1:24] for ROM wir			Delault - VVII



912-3000-032 Revision: 1.0

Page 215

= 9004196 0001378 796 =

5.3 Miscellaneous System Control Registers

Table 5-7 is a register map that includes control registers that are present in either the 82C557 or in the 82C558N.

These registers are directly accessible in the System I/O Space.

Table 5-7 System I/O Space Register Map

Port	Name	Comment
DMAC1 Contr	ol Registers	
000h	Memory Address Register for DMA Channel 0	
001h	Count Register for DMA Channel 0	
002h	Memory Address Register for DMA Channel 1	
003h	Count Register for DMA Channel 1	
004h	Memory Address Register for DMA Channel 2	
005h	Count Register for DMA Channel 2	
006h	Memory Address Register for DMA Channel 3	
007h	Count Register for DMA Channel 3	
008h (Read)	Status Register	
008h (Write)	Command Register	
009h	Request Register	
00Ah (Read)	Command Register	
00Ah (Write)	Set Single Mask Bits	
00Bh	Mode Register	Read 00Eh, then read 00Bh four times to get the Mode Register values.
00Ch (Read)	Set Byte Pointer Flip-Flop	
00Ch (Write)	Clear Byte Pointer Flip-Flop	
00Dh (Red)	Temporary Register	
00Dh (Write)	Master Clear	
00Eh (Read)	Reset Mode Register Read-Back Counter	
00Eh (Write)	Clear Mask	·
00Fh	Mask Register	
010h-01Fh	Reserved	
INTC1 Control	l Registers	
020h	Control Register (see text)	
021h	Control Register (see text)	
Chipset Confi	guration Registers	
022h	Integrated 82C206 and Chipset Configuration Index Register (SYSCFG)	
023h	Integrated 82C206 Configuration Data Register	
024h	Chipset Configuration Data Register (SYSCFG)	
025h-03Fh	Reserved	
Timer Registe	rs	
040h	Timer Channel 0 Register	
041h	Timer Channel 1 Register	
042h	Timer Channel 2 Register	
043h	Timer Control Register	



Page 216 Revision: 1.0 912-3000-032

■ 9004196 0001379 622 ■

Table 5-7 System I/O Space Register Map (cont.)

Port	Name	Comment
045h-05Fh	Reserved	
. 14 Table		
	ontroller Registers	
060h	Reserved for External Keyboard Controller	Access monitored for fast A20M#/RESET
061h	System Control Port B	
062h-063h	Reserved	
064h	Reserved for External Keyboard Controller	Access monitored for fast A20M#/RESET
065h-06Fh	Reserved	
070h	RTC Index Register	Access monitored for RTC control generation and NMI enabling.
071h	RTC Data Register	Access monitored for RTC control generation.
072h-080h	Reserved	
DMA Bass B		
DMA Page R	-	
081h	Page Address Register for DMA Channel 2	
082h	Page Address Register for DMA Channel 3	772
083h	Page Address Register for DMA Channel 1	
084h-086h	Reserved	
087h	Page Address Register for DMA Channel 0	
088h	Reserved	
089h	Page Address Register for DMA Channel 6	
08Ah	Page Address Register for DMA Channel 7	
08Bh	Page Address Register for DMA Channel 5	
08Ch-08Eh	Reserved	
08Fh	Page Address Register for DMA Channel 4	
090h-091h	Reserved	
092h	System Control Port A	
093h-09Fh	Reserved	
INTC2 Contro	ol Registers	
0A0h	Control Register (see text)	
0A1h	Control Register (see text)	
0A2h-0BFh	Reserved	
DMAC2 Conf	rol Registers	
0C0h	Memory Address Register for DMA Channel 4	
0C1h	Reserved	
0C2h	Count Register for DMA Channel 4	
0C3h	Reserved	
0C4h	Memory Address Register for DMA Channel 5	
0C5h	Reserved	
0C6h	Count Register for DMA Channel 5	
0C7h	Reserved	
0C8h	Memory Address Register for DMA Channel 6	
0C9h	Reserved	



912-3000-032 Revision: 1.0 Page 217

■ 9004196 0001380 344 ■

Table 5-7 System I/O Space Register Map (cont.)

Port	Name	Comment
0CAh	Count Register for DMA Channel 6	
0CBh	Reserved	
0CCh	Memory Address Register for DMA Channel 7	
0CDh	Reserved	
0CEh	Count Register for DMA Channel 7	
0CFh	Reserved	
0D0h (Read)	Status Register	
0D0h (Write)	Command Register	
0D1h	Reserved	
0D2h	Request Register	
0D3h	Reserved	
0D4h (Read)	Command Register	
0D4h (Write)	Set Single Mask Bits	
0D5h	Reserved	
0D6h	Mode Register	Read 0DCh, then read 0D6h four times to get the Mode Register values.
0D7h	Reserved	
0D8h (Read)	Set Byte Pointer Flip-Flop	
0D8h (Write)	Clear Byte Pointer Flip-Flop	
0D9h	Reserved	
0DAh (Red)	Temporary Register	
0DAh (Write)	Master Clear	
0DBh	Reserved	
0DCh (Read)	Reset Mode Register Read-back Counter	
0DCh (Write)	Clear Mask	
0DDh	Reserved	
0DEh	Mask Register	
0DFh	Reserved	
0E0h-0FFh	Reserved	
100h-BFFh	Reserved	
C00h-CF7h	Reserved	
CF8h-CFBh	PCI Configuration Index Register (PCIDV0-1)	
CFCh-CFFh	PCI Configuration Data Register (PCIDV0-1)	
D00h-FFFh	Reserved	



Page 218 Revision: 1.0 912-3000-032

9004196 0001381 280 📟

6.0 Maximum Ratings

Stresses above those listed in the following tables may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied.

6.1 Absolute Maximum Ratings

Symbol		5.0 Volt		3.3 Volt		
	Parameter	Min	Max	Min	Max	Unit
VCC	5.0V Supply Voltage		+6.5			V
VDD	3.3V Supply Voltage				+4.0	
VI	Input Voltage	-0.5	VCC + 0.5	-0.5	VDD + 0.5	V
VO	Output Voltage	-0.5	VCC + 0.5	-0.5	VDD + 0.5	V
TOP	Operating Temperature	0	+70	0	+70	°C
TSTG	Storage Temperature	-40	+125	-40	+125	°C

6.2 DC Characteristics: 5.0 Volt (VCC = $5.0V \pm 5\%$, TA = 0° C to $+70^{\circ}$ C)

Symbol	Parameter	Min	Max	Unit	Condition
VIL	Input low Voltage	-0.5	+0.8	٧	
VIH	Input high Voltage	+2.0	VCC + 0.5	٧	
VOL	Output low Voltage		+0.4	٧	IOL = 4.0mA
VOH	Output high Voltage	+2.4		٧	IOH = -1.6mA
IIL	Input Leakage Current		+10.0	μA	VIN = VCC
IOZ	Tristate Leakage Current		+10.0	μA	
CIN	Input Capacitance		+10.0	pF	
COUT	Output Capacitance		+10.0	pF	
ICC	Power Supply Current		240	mA	In a 60/90MHz system

6.3 DC Characteristics: 3.3 Volt (VDD = $3.3V \pm 5\%$, TA = 0° C to + 70° C)

Symbol	Parameter	Min	Max	Unit	Condition
VIL	Input low Voltage	-0.5	+0.8	V	
VIH	Input high Voltage	+2.0	VDD + 0.5	٧	
VOL	Output low Voltage		+0.4	٧	IOL = 4.0mA
VOH	Output high Voltage	+2.4		٧	IOH = -1.6mA
IIL	Input Leakage Current		+10.0	μA	VIN = VDD
IOZ	Tristate Leakage Current		+10.0	μA	
CIN	Input Capacitance		+10.0	pF	
COUT	Output Capacitance		+10.0	pF	
ICC	Power Supply Current		115	mA	In a 60/90MHz system

- Average power dissipation for a system running at 60/90MHz:
 - 82C556 = 400mW
 - 82C557 = 600mW
 - 82C558N = 600mW

OPTi

912-3000-032 Revision: 1.0 Page 219

🖿 9004196 0001382 117 💳

6.4 82C556 AC Characteristics (66MHz - Preliminary)

Symbol	Parameter	Min	Max	Unit	Condition
t101	HD[63:0] to MD[63:32] bus valid	2	22	ns	
t102	HD[31:0] to MD[31:0]# bus valid	2	22	ns	
t103	DLE1# high to HD[63:32] bus valid	2	22	ns	
t104	DLE0# high to HD[31:0] bus valid	2	22	ns	
t105	DLE1# high to MPERR# valid	2	22	ns	
t106	DLE0# high to MPERR# valid	2	22	ns	
t107	MD[31:0]# setup to DLE0# high	5		ns	
t108	MD[63:32] setup to DLE0# high	5		ns	
t109	MD[63:32] setup to DLE1# high	5		ns	
t110	HD[31:0] setup to DLE0# high	5		ns	
t111	HD[63:32] setup to DLE0# high	5		ns	
t112	MP[3:0]# setup to DLE0# high	5		ns	
t113	MP[7:4] setup to DLE0# high	5		ns	
t114	MP[7:4] setup to DLE1# high	5		ns	
t115	MD[31:0]# hold from DLE0# high	5		ns	
t116	MD[63:32] hold from DLE0# high	5		ns	
t117	MD[63:32] hold from DLE1# high	5		ns	
t118	HD[31:0] hold from DLE0# high	8		ns	
t119	HD[63:32] hold from DLE0# high	8		ns	
t120	MP[3:0]# hold from DLE0# high	5		ns	
t121	MP[7:4] hold from DLE0# high	5		ns	
t122	MP[7:4] hold from DLE1# high	5		ns	
t123	HDOE# high to HD[63:32] high-Z	2	11	ns	
t124	HDOE# high to HD[31:0] high-Z	2	11	ns	
t125	MDOE# high to MD[63:32] high-Z	2	15	ns	
t126	MDOE# high to MD[31:0]# high-Z	2	15	ns	



Page 220

912-3000-032 Revision: 1.0

■ 9004196 0001383 053 **■**

6.5 82C557 AC Characteristics (66MHz - Preliminary)

Symbol	Parameter	Min	Max	Unit	Condition
t201	ECLK to BRDY# active delay	5	15	ns	-
t202	ECLK to BRDY# inactive delay	5	15	ns	
t203	ECA4, OCA4 delay from ECLK rising	5	15	ns	
t204	HACALE delay from ECLK rising	5	15	ns	
t205	ECDOE#, even bank cache, falling edge valid delay from ECLK rising	5	15	ns	
1206	OCDOE#, odd bank cache, falling edge valid delay from ECLK rising	5	15	ns	
t207	ADS# setup to CLK high	2		ns	
t208	ADS# hold time from CLK high	1		ns	
t209	M/IO#, D/C#, W/R#, CACHE# setup to CLK high	1		ns	Sampled one CLK after ADS#
t210	ECLK to DIRTYWE# active delay	5	14	ns	
t211	ECLK to DIRTYWE# inactive delay	5	14	ns	
t212	ECLK to TAGWE# active delay	5	14	ns	
t213	ECLK to TAGWE# inactive delay	5	14	ns	
t214	ECAWE#, even bank cache, falling edge valid delay from ECLK high	5	15	ns	
t215	OCAWE#, odd bank cache, falling edge valid delay from ECLK high	5	15	ns	
t216	ECLK to NA# active delay	5	15	ns	
t217	ECLK to NA# inactive delay	5	15	ns	
t218	TAG[7:0] data read to BRDY# low		5	ns	
t219	ECLK to ADSC# active delay (for sync. SRAM)	5	15	ns	
t220	ECLK to ADV# active delay (for sync. SRAM)	5	15	ns	
t221	ECLK to SYNCS0#, SYNCS1# active delay (for sync. SRAM)	5	15	ns	
t222	ECLK to CAWE[7:0]# active delay (for sync. SRAM)	5	15	ns	
t223	HA[31:3] valid delay from LCLK high	2	18	ns	
1224	HA[31:3] Float delay from LCLK high	2	18	ns	
t225	AHOLD valid delay from CLK high	5	15	ns	
t226	EADS# valid delay from CLK high	5	15	ns	
t227	RESET rising edge valid from CLK high	5	15	ns	
t228	RESET falling edge valid delay from CLK high	5	15	ns	
t229	KEN#/LMEM# valid delay from ECLK high	5	15	ns	
t230	RAS[3:0]# valid delay from CPUCLK high/LCLK high	2	15	ns	



912-3000-032 Revision: 1.0 Page 221

■ 9004196 0001384 T9T **■**

82C557 AC Characteristics (66MHz - Preliminary) (cont.)

Symbol	Parameter	Min	Max	Unit	Condition
t231	CAS[7:0]# valid delay from CPUCLK high/LCLK high	2	15	ns	
t232	MA[11:0] valid delay from CPUCLK high/LCLK high	2	15	ns	
t233	DWE# valid delay from CPUCLK high/LCLK high	2	15	ns	
t234	MA[11:0] propagation delay from HA[28:3]	2	22	ns	
t235	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, PLOCK#, DEVSEL# valid delay from LCLK rising	2	11	ns	
t236	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, PLOCK#, DEVSEL# active to float delay from LCLK rising	2	15	ns	
t237	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, DEVSEL# setup time to LCLK rising	7		ns	
t238	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, DEVSEL# hold time from LCLK rising	0		ns	
t239	AD[31:0] valid delay from LCLK high	2	11	ns	
t240	AD[31:0] setup time to LCLK high	7		ns	
t241	AD[31:0] hold time from LCLK high	0		ns	
t242	LRDY# setup time to LCLK high	5		ns	
t243	LRDY# hold time from LCLK high	2		ns	
1244	CLK delay from ECLK	3	6	ns	
t245	DBCOE[1:0]#, MDOE#, HDOE# valid delay from CLK/ LCLK high	2	15	ns	
t246	DLE[1:0]# valid delay from CLK\ LCLK high	2	15	ns	
t247	MDLE# valid delay from CLK\LCLK high		15	ns	
t248	PEN# valid delay from CLK\LCLK high		15	ns	
t249	NVMCS delay from CLK (2nd or 3rd T2)	2	35	ns	
t250	LA[23:9] valid delay from CLK high (2nd or 3rd T2)	2	25	ns	
t251	HREQ setup time to CLK high	2		ns	
t252	HOLD valid delay from CLK high	5	15	ns	
t253	HLDA setup time to CLK high	2		ns	
t268	HLDA hold time from CLK high	1		ns	



Page 222

912-3000-032 Revision: 1.0

9004196 0001385 926

6.6 82C558N AC Characteristics (66MHz - Preliminary)

Symbol	Parameter	Min	Max	Unit	Condition
t301	FRAME#, TRDY#, IRDY#, STOP#, DEVSEL#, PAR, SERR#, PERR# valid delay from LCLK rising	2	11	ns	
t302	PGNT[2:0]# valid delay from LCLK rising	2	12	ns	
t303	MP7/LADS#, PIRQ[3:0]#/LRDY# valid delay from LCLK rising	2	16	ns	
t304	MD[63:32] valid delay from LCLK rising	2	20	ns	
t305	FRAME#, TRDY#, IRDY#, STOP#, DEVSEL#, PAR, SERR#, PERR# float delay from LCLK rising	2	20	ns	
t306	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, PLOCK#, PAR, SERR#, PERR# setup time to LCLK rising	7		ns	
t307	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, PLOCK#, PAR, SERR#, PERR# hold time from LCLK rising	0		ns	
t308	PREQ[2:0]# setup time to LCLK rising	12		ns	
t309	PREQ[2:0]# hold time from LCLK rising	0		ns	
t310	PIRQ[3:0]#/LRDY# setup time to LCLK rising	5		ns	
t311	PIRQ[3:0]#/LRDY# hold time from LCLK rising	3		ns	
t312	LMEM# setup time to LCLK rising	5		ns	
t313	INIT valid delay from LCLK rising	2	15	ns	
t314	ATCLK rising edge delay from LCLK rising edge	5	20	ns	
t315	SMI# valid delay from LCLK rising	2	15	ns	
t316	IOR#, IOW# high valid delay from ATCLK rising		15	ns	
t317	MEMR#, MEMW#, SMEMR#, SMEMW# valid delay from ATCLK rising		15	ns	
t318	BALE low valid delay from ATCLK rising		15	ns	
t319	XDIR valid delay from ATCLK rising		15	ns	
t320	STPCLK# valid delay from ATCLK rising		15	ns	
t321	RTCAS, RTCRD#, RTCWR#, ROMCS#/KBDCS# valid delay from ATCLK rising		15	ns	
t322	BALE high valid delay from ATCLK falling		15	ns	
t323	IOR#, IOW#, MEMR#, MEMW#, SMEMR#, SMEMW# low valid delay from ATCLK falling		15	ns	
t324	PPWRL# valid delay from ATCLK falling		15	ns	
t325	ZEROWS# setup time to ATCLK falling	0		ns	
t326	ZEROWS# hold time from ATCLK falling	5		ns	
t327	IOCHRDY setup time to ATCLK falling	5		ns	
t328	IOCHRDY hold time from ATCLK falling	5		ns	
t329	MD[63:32] setup time to MDLE# rising	5		ns	



912-3000-032 Revision: 1.0 Page 223


9004196 0001386 862 **=**

82C558N AC Characteristics (66MHz - Preliminary) (cont.)

Symbol	Parameter	Min	Max	Unit	Condition
t330	MD[63:32] hold time from MDLE# rising	5		ns	
t331	MPERR# setup time to PEN# rising	3		ns	
t332	MPERR# hold time from PEN# rising	3		ns	

6.7 AC Timing Diagrams

Figure 6-1 Setup Timing Waveform





Page 224

912-3000-032 Revision: 1.0

- 9004196 0001387 7T9 **-**

Figure 6-2 Hold Timing Waveform





Figure 6-3 Output Delay Timing Waveform




OPTi

Page 225

912-3000-032 Revision: 1.0

= 9004196 0001388 635 **==**

Figure 6-4 Float Delay Timing Waveform





Page 226

912-3000-032 Revision: 1.0

9004196 0001389 571

7.0 Test Mode Information

Each device in the Viper-N Chipset can be forced into various test modes for board-level testing automatic test equipment (ATE).

82C556

- Test Mode 0: All outputs and bidirectional pins are tristated.
- Test Mode 1 (NAND tree test): All bidirectionals are tristated and the end of the input and bidirectional NAND chain is present on Pin 154.

• 82C557

- Test Mode 0: All outputs and bidirectional pins are tristated
- Test Mode 1 (NAND tree test): All bidirectionals are tristated and the end of the input and bidirectional NAND chain is present on Pin 127.

82C558N

- Test Mode 0: All outputs and bidirectional pins are tristated.
- Test Mode 1 (NAND tree test): All bidirectionals are tristated and the end of the input and bidirectional NAND chain is present on Pin 92.
- Test Mode 2: All even numbered output pins are driven high and all odd numbered output pins are driven low.
- Test Mode 3: All even numbered output pins are driven low and all odd numbered output pins are driven high.

The following subsections will explain how to enable the devices in the Viper-N Chipset into the above mentioned test modes.

7.1 82C556 Testability

When the 82C556 decodes the RESET combination, it generates an internal reset signal and straps in the value of the MP[5:4] lines. The RESET combination defined below show the minimum number of required clocks. It is recommended that the user program higher values than these.

- DBCOE0#, DBCOE1#, HDOE#, MDOE#, DLE1#, and DLE0# all = 1
- 2 CPUCLKs later DBCOE1# changes to 0
- 2 CPUCLKs later HDOE# changes to 0
- 10 CPUCLKs later DLE1# changes to 0
- · 20 CPUCLKs later DLE1# changes to 1
- 10 CPUCLKs later HDOE# changes to 1
- 2 CPUCLKs later DBCOE0# changes to 1

If MP4 is sampled low at the point that this RESET condition is decoded, then the 82C556 enters the test mode:

MP4 = 0 - test mode is enabled MP4 = 1 - test mode is disabled If the test mode has been enabled, then the strap information on MP5 decides which test mode has been enabled:

- MP5 = 0: Test Mode 0 is enabled (i.e., all outputs and bidirectional pins are tristated)
- MP5 = 1: Test Mode 1 (NAND tree test) is enabled (i.e., all bidirectionals are tristated and the end of the input and bidirectional NAND chain is present on Pin 154).

7.1.1 82C556 NAND Tree Test (Test Mode 1)

The NAND tree testing is enabled if the test mode has been enabled and if MP5 is held high, which enables Test Mode 1. The NAND tree mode is used to test input and bidirectional pins which will be part of the NAND tree chain. The NAND tree chain starts at Pin 155 and the output of the chain is Pin 154. Table 7-2 gives the pins of the NAND tree chain for the 176-pin TQFP and Table 7-2 for the 160-pin PQFP.

7.2 82C557 Testability

The 82C557 samples all its strap information during RESET. If the HREQ pin is sampled low during RESET, the 82C557 enters the test mode. Strap information is sampled 4096 LCLKs after the rising edge of PWRGD.

- HREQ = 0 at the rising edge of RESET test mode is enabled
- HREQ = 1 at the rising edge of RESET test mode is disabled

If the test mode has been enabled, then the strap information on the MASTER#, REFRESH#, and AEN lines decide which test mode has been enabled:

- MASTER# = 0, AEN = 0, and REFRESH# = 1: Test Mode 0 is enabled (i.e., all outputs and bidirectional pins are tristated)
- MASTER# = 0, AEN = 1, and REFRESH# = 1: Test Mode 1 (NAND tree test) is enabled (i.e., all bidirectionals are tristated and the end of the input and bidirectional NAND chain is present on Pin 127).

7.2.1 82C557 NAND Tree Test (Test Mode 1)

The NAND tree testing is enabled if the test mode has been enabled and if MASTER# = 0, AEN = 1, and REFRESH# = 1, to enable Test Mode 1. The NAND tree test is used to test input and bidirectional pins which will be part of the NAND tree chain. The NAND tree chain starts at Pin 126 and the output of the chain is Pin 127. Table 7-3 gives the pins of the NAND tree chain.



912-3000-032 Revision: 1.0

Page 22/

= 9004196 0001390 293 **=**

Table 7-1 82C556 NAND Tree Test Mode Pins for 176-Pin TQFP

Pin No.	Remarks
169	NAND tree input start
170	NAND tree input
171	NAND tree input
172	NAND tree input
173	NAND tree input
174	NAND tree input
3	NAND tree input
4	NAND tree input
5	NAND tree input
6	NAND tree input
7	NAND tree input
8	NAND tree input
9	NAND tree input
10	NAND tree input
11	NAND tree input
12	NAND tree input
13	NAND tree input
14	NAND tree input
15	NAND tree input
16	NAND tree input
17	NAND tree input
18	NAND tree input
19	NAND tree input
20	NAND tree input
21	NAND tree input
23	NAND tree input
24	NAND tree input
27	NAND tree input
28	NAND tree input
29	NAND tree input
30	NAND tree input
31	NAND tree input
33	NAND tree input
34	NAND tree input
35	NAND tree input
36	NAND tree input

D Tree	Test Mode Pins for
Pin No.	Remarks
37	NAND tree input
38	NAND tree input
39	NAND tree input
40	NAND tree input
41	NAND tree input
42	NAND tree input
47	NAND tree input
48	NAND tree input
49	NAND tree input
50	NAND tree input
51	NAND tree input
52	NAND tree input
53	NAND tree input
54	NAND tree input
55	NAND tree input
57	NAND tree input
58	NAND tree input
59	NAND tree input
60	NAND tree input
61	NAND tree input
62	NAND tree input
63	NAND tree input
64	NAND tree input
66	NAND tree input
67	NAND tree input
68	NAND tree input
69	NAND tree input
70	NAND tree input
71	NAND tree input
72	NAND tree input
73	NAND tree input
74	NAND tree input
75	NAND tree input
77	NAND tree input
78	NAND tree input
79	NAND tree input

Pin No.	Remarks
80	NAND tree input
81	NAND tree input
82	NAND tree input
83	NAND tree input
84	NAND tree input
85	NAND tree input
86	NAND tree input
91	NAND tree input
92	NAND tree input
93	NAND tree input
94	NAND tree input
95	NAND tree input
96	NAND tree input
97	NAND tree input
98	NAND tree input
99	NAND tree input
102	NAND tree input
103	NAND tree input
104	NAND tree input
105	NAND tree input
106	NAND tree input
107	NAND tree input
108	NAND tree input
109	NAND tree input
111	NAND tree input
114	NAND tree input
115	NAND tree input
116	NAND tree input
117	NAND tree input
118	NAND tree input
119	NAND tree input
120	NAND tree input
121	NAND tree input
122	NAND tree input
123	NAND tree input
124	NAND tree input

	1
Pin No.	Remarks
125	NAND tree input
126	NAND tree input
127	NAND tree input
128	NAND tree input
129	NAND tree input
130	NAND tree input
135	NAND tree input
136	NAND tree input
137	NAND tree input
138	NAND tree input
139	NAND tree input
140	NAND tree input
141	NAND tree input
143	NAND tree input
145	NAND tree input
146	NAND tree input
147	NAND tree input
148	NAND tree input
149	NAND tree input
150	NAND tree input
151	NAND tree input
152	NAND tree input
153	NAND tree input
154	NAND tree input
156	NAND tree input
157	NAND tree input
158	NAND tree input
159	NAND tree input
160	NAND tree input
161	NAND tree input
162	NAND tree input
163	NAND tree input
165	NAND tree input
166	NAND tree input

168



Page 228

912-3000-032 Revision: 1.0

NAND tree output

- 9004196 0001391 12T **-**

Table 7-2 82C556 NAND Tree Test Mode Pins for 160-Pin PQFP

Pin	
No.	Remarks
155	NAND tree input start
156	NAND tree input
157	NAND tree input
158	NAND tree input
159	NAND tree input
160	NAND tree input
1	NAND tree input
2	NAND tree input
3	NAND tree input
4	NAND tree input
5	NAND tree input
6	NAND tree input
7	NAND tree input
8	NAND tree input
9	NAND tree input
10	NAND tree input
11	NAND tree input
12	NAND tree input
13	NAND tree input
14	NAND tree input
15	NAND tree input
16	NAND tree input
17	NAND tree input
18	NAND tree input
19	NAND tree input
21	NAND tree input
22	NAND tree input
25	NAND tree input
26	NAND tree input
27	NAND tree input
28	NAND tree input
29	NAND tree input
31	NAND tree input
32	NAND tree input
33	NAND tree input
34	NAND tree input

Tree 7	Test Mode Pins for
Pin No.	Remarks
35	NAND tree input
36	NAND tree input
37	NAND tree input
38	NAND tree input
39	NAND tree input
40	NAND tree input
41	NAND tree input
42	NAND tree input
43	NAND tree input
44	NAND tree input
45	NAND tree input
46	NAND tree input
47	NAND tree input
48	NAND tree input
49	NAND tree input
51	NAND tree input
52	NAND tree input
53	NAND tree input
54	NAND tree input
55	NAND tree input
56	NAND tree input
57	NAND tree input
58	NAND tree input
60	NAND tree input
61	NAND tree input
62	NAND tree input
63	NAND tree input
64	NAND tree input
65	NAND tree input
66	NAND tree input
67	NAND tree input
68	NAND tree input
69	NAND tree input
71	NAND tree input
72	NAND tree input
	L BLASID Anna Samuel

73 NAND tree input

Pin No.	Remarks
74	NAND tree input
75	NAND tree input
76	NAND tree input
77	NAND tree input
78	NAND tree input
79	NAND tree input
80	NAND tree input
81	NAND tree input
82	NAND tree input
83	NAND tree input
84	NAND tree input
85	NAND tree input
86	NAND tree input
87	NAND tree input
88	NAND tree input
89	NAND tree input
92	NAND tree input
93	NAND tree input
94	NAND tree input
95	NAND tree input
96	NAND tree input
97	NAND tree input
98	NAND tree input
99	NAND tree input
101	NAND tree input
104	NAND tree input
105	NAND tree input
106	NAND tree input
107	NAND tree input
108	NAND tree input
109	NAND tree input
110	NAND tree input
111	NAND tree input
112	NAND tree input
113	NAND tree input
114	NAND tree input

Pin No.	Remarks
115	NAND tree input
116	NAND tree input
117	NAND tree input
118	NAND tree input
119	NAND tree input
120	NAND tree input
121	NAND tree input
122	NAND tree input
123	NAND tree input
124	NAND tree input
125	NAND tree input
126	NAND tree input
127	NAND tree input
129	NAND tree input
131	NAND tree input
132	NAND tree input
133	NAND tree input
134	NAND tree input
135	NAND tree input
136	NAND tree input
137	NAND tree input
138	NAND tree input
139	NAND tree input
140	NAND tree input
142	NAND tree input
143	NAND tree input
144	NAND tree input
145	NAND tree input
146	NAND tree input
147	NAND tree input
148	NAND tree input
149	NAND tree input
151	NAND tree input
152	NAND tree input
154	NAND tree output

OPTi

912-3000-032 Revision: 1.0

= 9004196 0001392 066 =

Page 229

Table 7-3 82C557 NAND Tree Test Mode Pins

Pin No.	Remarks
126	NAND tree input start
125	NAND tree input
124	NAND tree input
123	NAND tree input
122	NAND tree input
121	NAND tree input
120	NAND tree input
118	NAND tree input
117	NAND tree input
116	NAND tree input
115	NAND tree input
113	NAND tree input
112	NAND tree input
111	NAND tree input
110	NAND tree input
109	NAND tree input
108	NAND tree input
107	NAND tree input
106	NAND tree input
105	NAND tree input
57	NAND tree input
56	NAND tree input
55	NAND tree input
54	NAND tree input
53	NAND tree input
52	NAND tree input
51	NAND tree input
50	NAND tree input
49	NAND tree input
48	NAND tree input
47	NAND tree input
	1

Tree Test Mode Pins	
Pin No.	Remarks
45	NAND tree input
44	NAND tree input
42	NAND tree input
41	NAND tree input
40	NAND tree input
39	NAND tree input
37	NAND tree input
36	NAND tree input
35	NAND tree input
34	NAND tree input
33	NAND tree input
32	NAND tree input
31	NAND tree input
30	NAND tree input
29	NAND tree input
28	NAND tree input
27	NAND tree input
26	NAND tree input
25	NAND tree input
24	NAND tree input
23	NAND tree input
22	NAND tree input
21	NAND tree input
20	NAND tree input
19	NAND tree input
18	NAND tree input
17	NAND tree input
16	NAND tree input
14	NAND tree input
12	NAND tree input
5	NAND tree input
4	NAND tree input

Pin No.	Remarks
3	NAND tree input
2	NAND tree input
207	NAND tree input
206	NAND tree input
205	NAND tree input
204	NAND tree input
203	NAND tree input
202	NAND tree input
199	NAND tree input
198	NAND tree input
197	NAND tree input
195	NAND tree input
188	NAND tree input
187	NAND tree input
186	NAND tree input
185	NAND tree input
183	NAND tree input
180	NAND tree input
178	NAND tree input
177	NAND tree input
176	NAND tree input
175	NAND tree input
174	NAND tree input
173	NAND tree input
172	NAND tree input
171	NAND tree input
170	NAND tree input
169	NAND tree input
168	NAND tree input
167	NAND tree input
166	NAND tree input
162	NAND tree input

Pin	
No.	Remarks
161	NAND tree input
160	NAND tree input
159	NAND tree input
158	NAND tree input
157	NAND tree input
156	NAND tree input
155	NAND tree input
154	NAND tree input
153	NAND tree input
152	NAND tree input
151	NAND tree input
150	NAND tree input
149	NAND tree input
148	NAND tree input
146	NAND tree input
145	NAND tree input
144	NAND tree input
143	NAND tree input
140	NAND tree input
139	NAND tree input
138	NAND tree input
137	NAND tree input
136	NAND tree input
135	NAND tree input
134	NAND tree input
133	NAND tree input
132	NAND tree input
131	NAND tree input
130	NAND tree input
129	NAND tree input
127	NAND tree output



46 NAND tree input

Page 230

912-3000-032 Revision: 1.0

🖿 9004196 0001393 TT2 🖿

7.3 82C558N Testability

The 82C558N samples all its strap information on the falling edge of RESET. If the HREQ pin is sampled low on the falling edge of RESET, the 82C558N enters the test mode.

- HREQ = 0 at the falling edge of RESET test mode is enabled
- HREQ = 1 at the falling edge of RESET test mode is disabled

If the test mode has been enabled, then the strap information on the IQR11 and IQR9 lines decide which test mode has been enabled:

IQR11 = 0 and IQR9 = 0: Test Mode 0 is enabled (i.e., all outputs and bidirectional pins are tristated)

IQR11 = 0 and IQR9 = 1: Test Mode 1 (NAND tree test) is enabled (i.e., all bidirectionals are tristated and the end of the input and bidirectional NAND chain is present on Pin 92).

IRQ11 = 1 and IQR9 = 0: Test Mode 2 is enabled (i.e., all even numbered output pins are driven high and all odd numbered output pins are driven low).

IRQ11 = 1 and IQR9 = 1: Test Mode 3 is enabled (i.e., all even numbered output pins are driven low and all odd numbered output pins are driven high).

7.3.1 82C558N NAND Tree Test (Test Mode 1)

The NAND tree testing is enabled if the test mode has been enabled and IQR11 = 0 and IQR9 = 1, to enable Test Mode 1. The NAND tree test is used to test input and bidirectional pins which will be part of the NAND tree chain. The NAND tree chain starts at Pin 2 and the output of the chain is Pin 92. Table 7-5 gives the pins of the NAND tree chain.

7.3.2 Drive High/Drive Low Test (Test Modes 2 and 3)

The 82C558N supports two type of drive high/drive low tests. If the test mode has been enabled, and if IQR11 = 1 and IQR9 = 0, then Test Mode 2 is enabled. In this mode, all even numbered output pins are driven high and all odd numbered output pins are driven low. Table 7-4 shows which pins are driven high/low during this test.

If the test mode has been enabled and if IQR11 = 1 and IQR9 = 1, then Test Mode 3 is enabled. In this mode, all odd numbered output pins are driven high and all even numbered output pins are driven low. Table 7-4 shows which pins are driven high/low during this test.

Table 7-4 Drive High/Drive Low Test Mode Pins

Even Number Pins	Odd Number Pins
2	3
8	9
52	13
74	53
80	81
84	85
92	105
106	107
108	109
110	111
112	113
148	115
150	149
154	

OPTi

912-3000-032 Revision: 1.0 Page 231

9004196 0001394 939 🖿

Table 7-5 82C558N NAND Tree Test Mode Pins

Pin No.	Remarks
4	NAND tree input start
5	NAND tree input
6	NAND tree input
7	NAND tree input
11	NAND tree input
12	NAND tree input
16	NAND tree input
17	NAND tree input
18	NAND tree input
19	NAND tree input
20	NAND tree input
21	NAND tree input
22	NAND tree input
23	NAND tree input
24	NAND tree input
25	NAND tree input
27	NAND tree input
28	NAND tree input
29	NAND tree input
30	NAND tree input
31	NAND tree input
32	NAND tree input
33	NAND tree input
34	NAND tree input
35	NAND tree input
36	NAND tree input
39	NAND tree input
40	NAND tree input
41	NAND tree input
42	NAND tree input
44	NAND tree input
45	NAND tree input
46	NAND tree input
47	NAND tree input
48	NAND tree input
49	NAND tree input
50	NAND tree input
51	NAND tree input
	T

Pin No. Remarks 55 NAND tree input 56 NAND tree input 57 NAND tree input 58 NAND tree input 59 NAND tree input 62 NAND tree input 63 NAND tree input 64 NAND tree input 65 NAND tree input 66 NAND tree input 67 NAND tree input 68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 74 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 90 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 90 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input	ND Tree	Test Mode Pins
55 NAND tree input 56 NAND tree input 57 NAND tree input 58 NAND tree input 59 NAND tree input 62 NAND tree input 63 NAND tree input 64 NAND tree input 65 NAND tree input 66 NAND tree input 67 NAND tree input 68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 74 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 87 NAND tree input 88 NAND tree input 89 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 99 NAND tree input 90 NAND tree input		
56 NAND tree input 57 NAND tree input 58 NAND tree input 59 NAND tree input 62 NAND tree input 63 NAND tree input 64 NAND tree input 65 NAND tree input 66 NAND tree input 67 NAND tree input 68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 74 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 80 NAND tree input 81 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 87 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input	No.	Remarks
57 NAND tree input 58 NAND tree input 59 NAND tree input 62 NAND tree input 63 NAND tree input 64 NAND tree input 65 NAND tree input 66 NAND tree input 67 NAND tree input 68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 74 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 80 NAND tree input 81 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 87 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	55	NAND tree input
58 NAND tree input 59 NAND tree input 62 NAND tree input 63 NAND tree input 64 NAND tree input 65 NAND tree input 66 NAND tree input 67 NAND tree input 68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 74 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 87 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	56	NAND tree input
59 NAND tree input 62 NAND tree input 63 NAND tree input 64 NAND tree input 65 NAND tree input 66 NAND tree input 67 NAND tree input 68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 87 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 99 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input	57	•
62 NAND tree input 63 NAND tree input 64 NAND tree input 65 NAND tree input 66 NAND tree input 67 NAND tree input 68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input	58	NAND tree input
63 NAND tree input 64 NAND tree input 65 NAND tree input 66 NAND tree input 67 NAND tree input 68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input	59	NAND tree input
64 NAND tree input 65 NAND tree input 66 NAND tree input 67 NAND tree input 68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 109 NAND tree input	62	NAND tree input
65 NAND tree input 66 NAND tree input 67 NAND tree input 68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 100 NAND tree input 100 NAND tree input	63	NAND tree input
66 NAND tree input 67 NAND tree input 68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 87 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 92 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	64	NAND tree input
67 NAND tree input 68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 100 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input	65	NAND tree input
68 NAND tree input 69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 87 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 109 NAND tree input 109 NAND tree input	66	NAND tree input
69 NAND tree input 70 NAND tree input 71 NAND tree input 73 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 84 NAND tree input 85 NAND tree input 86 NAND tree input 87 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 100 NAND tree input 100 NAND tree input 100 NAND tree input	67	NAND tree input
70 NAND tree input 71 NAND tree input 73 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 100 NAND tree input 100 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input	68	NAND tree input
71 NAND tree input 73 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 100 NAND tree input 100 NAND tree input	69	NAND tree input
73 NAND tree input 75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 99 NAND tree input 100 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 100 NAND tree input 100 NAND tree input 100 NAND tree input	70	NAND tree input
75 NAND tree input 76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	71	NAND tree input
76 NAND tree input 77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 96 NAND tree input 97 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 109 NAND tree input 109 NAND tree input	73	NAND tree input
77 NAND tree input 78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 100 NAND tree input 100 NAND tree input 100 NAND tree input	75	NAND tree input
78 NAND tree input 79 NAND tree input 82 NAND tree input 83 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 100 NAND tree input 100 NAND tree input 100 NAND tree input	76	NAND tree input
79 NAND tree input 82 NAND tree input 83 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 100 NAND tree input 100 NAND tree input	77	NAND tree input
82 NAND tree input 83 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 100 NAND tree input 100 NAND tree input	78	NAND tree input
83 NAND tree input 86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input 100 NAND tree input 100 NAND tree input	79	NAND tree input
86 NAND tree input 88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	82	NAND tree input
88 NAND tree input 89 NAND tree input 90 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input	83	NAND tree input
89 NAND tree input 90 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input 105 NAND tree input 106 NAND tree input 107 NAND tree input 108 NAND tree input 109 NAND tree input 109 NAND tree input	86	NAND tree input
90 NAND tree input 91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	88	NAND tree input
91 NAND tree input 93 NAND tree input 94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	89	NAND tree input
93 NAND tree input 94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	90	NAND tree input
94 NAND tree input 95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	91	NAND tree input
95 NAND tree input 98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	93	NAND tree input
98 NAND tree input 99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	94	NAND tree input
99 NAND tree input 100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	95	NAND tree input
100 NAND tree input 101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	98	NAND tree input
101 NAND tree input 102 NAND tree input 103 NAND tree input 104 NAND tree input	99	NAND tree input
102 NAND tree input 103 NAND tree input 104 NAND tree input	100	NAND tree input
103 NAND tree input 104 NAND tree input	101	NAND tree input
104 NAND tree input	102	NAND tree input
	103	NAND tree input
116 NAND tree input	104	NAND tree input
	116	NAND tree input

Pin No. Remarks 117 NAND tree input 118 NAND tree input 120 NAND tree input 121 NAND tree input 122 NAND tree input 123 NAND tree input 124 NAND tree input 125 NAND tree input 126 NAND tree input 127 NAND tree input 128 NAND tree input 129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 139 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 147 NAND tree input 148 NAND tree input 149 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input		
117 NAND tree input 118 NAND tree input 120 NAND tree input 121 NAND tree input 122 NAND tree input 123 NAND tree input 124 NAND tree input 125 NAND tree input 126 NAND tree input 127 NAND tree input 128 NAND tree input 129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 139 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input		D
118 NAND tree input 120 NAND tree input 121 NAND tree input 122 NAND tree input 123 NAND tree input 124 NAND tree input 125 NAND tree input 126 NAND tree input 127 NAND tree input 128 NAND tree input 129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 139 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 140 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input		
120 NAND tree input 121 NAND tree input 122 NAND tree input 123 NAND tree input 124 NAND tree input 125 NAND tree input 126 NAND tree input 127 NAND tree input 128 NAND tree input 129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 139 NAND tree input 139 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 140 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 160 NAND tree input	117	NAND tree input
121 NAND tree input 122 NAND tree input 123 NAND tree input 124 NAND tree input 125 NAND tree input 126 NAND tree input 127 NAND tree input 128 NAND tree input 129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 139 NAND tree input 139 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 145 NAND tree input 146 NAND tree input 147 NAND tree input 148 NAND tree input 149 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	118	NAND tree input
122 NAND tree input 123 NAND tree input 124 NAND tree input 125 NAND tree input 126 NAND tree input 127 NAND tree input 128 NAND tree input 129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 139 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 148 NAND tree input 149 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input	120	
123 NAND tree input 124 NAND tree input 125 NAND tree input 126 NAND tree input 127 NAND tree input 128 NAND tree input 129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 147 NAND tree input 148 NAND tree input 149 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	121	NAND tree input
124 NAND tree input 125 NAND tree input 126 NAND tree input 127 NAND tree input 128 NAND tree input 129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 147 NAND tree input 148 NAND tree input 149 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	122	NAND tree input
125 NAND tree input 126 NAND tree input 127 NAND tree input 128 NAND tree input 129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 147 NAND tree input 148 NAND tree input 149 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	123	NAND tree input
126 NAND tree input 127 NAND tree input 128 NAND tree input 129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 147 NAND tree input 148 NAND tree input 149 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	124	NAND tree input
127 NAND tree input 128 NAND tree input 129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	125	NAND tree input
128 NAND tree input 129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	126	NAND tree input
129 NAND tree input 130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 137 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 147 NAND tree input 148 NAND tree input 149 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	127	NAND tree input
130 NAND tree input 131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	128	NAND tree input
131 NAND tree input 132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	129	NAND tree input
132 NAND tree input 133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 150 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	130	NAND tree input
133 NAND tree input 134 NAND tree input 135 NAND tree input 136 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 142 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	131	NAND tree input
134 NAND tree input 135 NAND tree input 136 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	132	NAND tree input
135 NAND tree input 136 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	133	NAND tree input
136 NAND tree input 138 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 161 NAND tree input	134	NAND tree input
138 NAND tree input 139 NAND tree input 140 NAND tree input 141 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input	135	NAND tree input
139 NAND tree input 140 NAND tree input 141 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 154 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	136	NAND tree input
140 NAND tree input 141 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	138	NAND tree input
141 NAND tree input 143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 161 NAND tree input	139	NAND tree input
143 NAND tree input 144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	140	NAND tree input
144 NAND tree input 145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	141	NAND tree input
145 NAND tree input 146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	143	NAND tree input
146 NAND tree input 151 NAND tree input 152 NAND tree input 153 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	144	NAND tree input
151 NAND tree input 152 NAND tree input 153 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	145	NAND tree input
152 NAND tree input 153 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	146	NAND tree input
153 NAND tree input 155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	151	NAND tree input
155 NAND tree input 156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	152	NAND tree input
156 NAND tree input 157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	153	NAND tree input
157 NAND tree input 158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	155	NAND tree input
158 NAND tree input 159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	156	NAND tree input
159 NAND tree input 160 NAND tree input 161 NAND tree input 162 NAND tree input	157	NAND tree input
160 NAND tree input 161 NAND tree input 162 NAND tree input	158	
161 NAND tree input 162 NAND tree input	159	NAND tree input
162 NAND tree input	160	
	161	NAND tree input
163 NAND tree input	162	NAND tree input
100 Talifo lice lipat	163	NAND tree input

Pin No.	Remarks
166	NAND tree input
167	NAND tree input
168	NAND tree input
169	NAND tree input
170	NAND tree input
171	NAND tree input
172	NAND tree input
173	NAND tree input
174	NAND tree input
175	NAND tree input
176	NAND tree input
177	NAND tree input
178	NAND tree input
179	NAND tree input
181	NAND tree input
182	NAND tree input
183	NAND tree input
184	NAND tree input
187	NAND tree input
188	NAND tree input
189	NAND tree input
190	NAND tree input
191	NAND tree input
192	NAND tree input
193	NAND tree input
194	NAND tree input
195	NAND tree input
196	NAND tree input
197	NAND tree input
198	NAND tree input
199	NAND tree input
202	NAND tree input
203	NAND tree input
204	NAND tree input
205	NAND tree input
206	NAND tree input
207	NAND tree input
208	NAND tree input
92	NAND tree output



NAND tree input


Page 232


912-3000-032 Revision: 1.0


- 9004196 0001395 875 **-**

8.0 Mechanical Package Outlines

Figure 8-1 176-Pin Thin Quad Flat Pack (TQFP)







INCH		
AX.		
006		
057		
011		
800		
949		
949		
028		
028		
030		
003		
7		


Dwg. No.: AS176TQFP-001
Dwg. Rev.: A0 Unit: MM INCH



912-3000-032 Revision: 1.0 Page 233

= 9004196 0001396 701 **==**

Figure 8-2 160-Pin Plastic Quad Flat Pack (PQFP)







Page 234


912-3000-032 Revision: 1.0

9004196 0001397 648 **=**

Figure 8-3 208-Pin Thin Quad Flat Pack (TQFP)







SYMBOL	MILLIMETER			INCH			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
A1	0.05	0.10	0.15	0.002	0.004	0.006	
A ₂	1.35	1.40	1.45	0.053	0.055	0.057	
b	0.17	0.22	0.27	0.007	0.009	0.011	
С	0.090		0.200	0.004		800.0	
D	27.90	28.00	28.10	1.098	1.102	1.106	
Ε	27.90	28.00	28.10	1.098	1.102	1.106	
е		0.50			0.020		ĺ
Hd	29.90	30.00	30.10	1.177	1.181	1.185	
He	29.90	30.00	30.10	1.177	1.181	1.185	
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1		1.00			0.039		
Y			0.08			0.003	
Θ	0		7	o		7	


Dwg. No.: **AS208TQFP-001** Dwg. Rev.: A0 Unit: MM/ INCH

912-3000-032 Revision: 1.0

9004196 0001398 584 📟

Page 235

Figure 8-4 208-Pin Plastic Quad Flat Package (PQFP)





Page 236

912-3000-032 Revision: 1.0

Technical Support

A.0 Accessing the BBS

The OPTi BBS offers a wide range of useful files and utilities to our customers, from Evaluation PCB Schematics to HPGL/PostScript format Databooks that you can copy directly to your laser printer. The only requirements for accessing and using the BBS is a modem and an honest response to our questionnaire.

A.1 Paging the SYSOP

Currently, Paging the SYSOP is not a valid choice for the OPTi BBS. Once a full-time SYSOP is created, then there will be hours available for paging the SYSOP and getting immediate help.

For now, you must send [C] Comments to the SYSOP with any questions or problems you are experiencing. They will be answered promptly.

Note: Each conference has its own Co-SYSOP (the application engineer responsible for that product line), so specific conference questions can be addressed that way, but general, BBS-wide, questions should be sent to the SYSOP from the [0] - Private E-Mail conference.

A.2 System Requirements

The OPTi BBS will support any PC modem up to 14,400 baud, with 8 bits, no parity, and 1 stop bit protocol. The baud rate, handshaking, and system type will automatically be detected by the OPTi BBS.

A.3 Calling In/Hours of Operation

The OPTi BBS phone number is (408) 980-9774. The BBS is on-line 24 hours a day, seven days a week. Currently there is only one line, but as traffic requires additional lines will be installed.

A.4 Logging On for the First Time

To log on to the BBS for the first time,

- 1. Call (408) 980-9774 with your modem.
- 2. Enter your first name.
- 3. Enter your last name.
- 4. Verify that you have typed your name correctly.
- 5. Select a password (write it down).
- 6. Reenter the password to verify spelling.
- You must then answer the questionnaire that follows.

After you have answered the questionnaire, you are given

Customer rights. To change your profile (security level, password, etc.), you must send a [C]omment to the SYSOP explaining why.

After you have logged on for the first time, each subsequent log on will bypass the questionnaire and put you directly at the bulletin request prompt. As bulletins will be added on a regular basis in the future, it is recommended that you read the new bulletins on a regular basis.

A.5 Log On Rules and Regulations

- As a FULLUSER you can download from any conference.
- You will be limited to 45 minutes per day of access time (note that once a download has started, it will finish, even if the daily time limit is exceeded). If you have not entered any keystrokes after 5 minutes, you will automatically be logged off.
- You can upload to the Customer Upload Conference¹
 only. This area is used for our customers/contacts to send
 data to OPTi. You will not be able to download any files
 from this area.

A.6 Using the BBS

This section will describe how to use the BBS on a daily basis.

The BBS is divided into Conferences that are specific to a product (for example, the Viper Desktop Chipset), or an application group (for example, the Field Application Conference is used by OPTi Field Application Engineers to send data to their contacts in the field). As a general rule, the files in the application specific areas will be for specific application and may contain a password. If a file is password protected, and you know you need that file, you must contact your OPTi sales representative for the password.

The files in the Product Conferences are released data that can be used for evaluating the OPTi product line.

To access a feature of the BBS, you should type the letter in brackets that precedes each menu item. This document places the appropriate letter in brackets whenever you are told to access a feature.

A.6.1 Reading Bulletins

The OPTi BBS will present you with a set of bulletins each time you log on that are global bulletins applying to OPTi in general. In addition to these, each Product Conference will have its own set of bulletins that apply to that product. These bulletins will announce new product information, documentation updates, and bug fixes and product alerts.

 See Section A.6.5 for more information on uploading.



Page 237

■ 9004196 0001400 T62 **■**

Technical Support

It is recommended that you read any new bulletins on a regular basis to keep up to date on the OPTi product line.

A.6.2 Sending/Receiving Messages

The Message Menu can be used to send and receive messages from OPTi employees, or other BBS users. The Message menu can also be used to attach files for the receiver to download after they read the message. This method will be used often to send customer specific files to OPTi customers.

Messages to the SYSOP depend upon the conference you are in. Each Product Conference sends Comments and Messages to the SYSOP to the Application Engineer responsible for that conference.

A.6.3 Finding Information

To find information on the OPTi BBS, you must use the [J] Join a Conference option and then list all of the conferences available. They are arranged by product number and name.

Once you are in the correct conference, you should read all applicable bulletins and messages. Then you can [L] List all the files that are available from the File Menu.

A.6.4 Downloading Files From OPTi

The easiest way to download files from OPTi is to [L] List the files from the File Menu, the [M] Mark and files you want from the list. After you have marked all the files you need, you can [D] Download all the marked files and then logoff automatically.

A.6.5 Uploading Files To OPTi

There are two ways to upload a file to OPTi. The first is similar to the download option. You should [J] Join the Customer Upload Conference (this is the only conference that allows uploads from users) and [U] Upload the file to this conference.

If you are sending the file to a specific person, you should use the Message Menu to [E] Enter a new message to that person and then [A] Attach the file to the message. This way, the person receiving the message can download the file to his or her system without leaving behind a file that will not be used by anyone else on the BBS.

A.6.6 Logging Off

Once you have completed your visit to the OPTi BBS, you must say [G] Goodbye.

A.6.7 Logging Back on Again

To log back on to the BBS,

- 1. Call (408) 980-9774 with your modem.
- 2. Enter your first name.
- Enter your last name.
- 4. Verify that you have typed your name correctly.
- 5. Enter your password.

You will not have to answer the questionnaire after the initial log-on. You will also be in the conference you were in when you last logged-on.

A.7 The Menus

There are four major menus that OPTi customers will use, the Main Menu, the File Menu, the Bulletin Menu and the Message Menu.

Note: The following menus are for the Customer Profile (FULLUSER) only, if your user profile has been changed, you may see slightly different menus.

Figure A-1 The Main Menu

MAIN MENU:

- [J] Join a conference
- [M] Message menu
- [C] Comments to the sysop
- [Y] Your settings

- [F] File menu
- [B] Bulletin menu
- [U] Userlog list
- [G] Goodbye & logoff

Conf: "[0] - Private E-Mail", time on 0, with 45 remaining.

MAIN MENU: [J F M B C P U Y G] ?



Page 238

-- 9004196 0001401 979 **--**

Figure A-2 The Bulletin Menu

```
Bulletin Menu

[1] - Sample Bulletin 1 Title

[2] - Sample Bulletin 2 Title

Bulletins updated: NONE
Enter bulletin # [1..3], [R]elist menu, [N]ew, [ENTER] to quit? []
```

Figure A-3 The File Menu

Figure A-4 The Message Menu

A.7.1 Menu Selections

- [B] Bulletin MenuMenu(s): main Access the Bulletin Menu.
- [C] Check for personal mailMenu(s): message See if you have any mail.
- [C] Comments to the sysopMenu(s): main Leave a private comment for the SYSOP.
- [D] Download a file(s)Menu(s): file

Download a file from the BBS to your computer. If you have marked files it will display these files. If you have not marked any files, it will ask you for a file name. The file must be present in the current conference for you to be able to enter its name.

[E] Edit Marked ListMenu(s): file
 Change the entries that you have selected as Marked for downloading.



Page 239

- 9004196 0001402 835 **-**

Technical Support

- [E] Enter a new messageMenu(s): message Send a new message to someone on the BBS.
- [F] File MenuMenu(s): main, message Access the File Menu.
- [G] Goodbye and logoffMenu(s): main, message, file Logoff the system.
- [J] Join a ConferenceMenu(s): main, message, file Change conferences (product areas).
- [K] Kill a messageMenu(s): message Delete a message.
- [L] List available filesMenu(s): file
 List the files in the current conference. Note that most conferences have sub-categories of files (Schematics, JOB, etc.) that you will be asked for (or you can press enter the list all of the categories).

- [M] Message MenuMenu(s): main, file Access the Message Menu.
- [Q] Quit to Main MenuMenu(s): message, file Leave current menu and return to the Main Menu.
- [R] Read MessagesMenu(s): message Read messages in the current conference or all conferences.
- [S] Scan for FilesMenu(s): file Scan for particular files (by name, or extension, etc.).
- [S] Scan messagesMenu(s): message Search for message by specific qualifier (date, sender etc.).
- [U] Upload a file(s)Menu(s): file
 Send a file from your computer to OPTi. This can only be
 done in the Customer Upload Conference.
- [U] Userlog ListMenu(s): main Lists the user database, in order of logon. This is useful if you are sending a message and are looking for the spelling of a persons name.
- [Y] Your settingsMenu(s): main
 Show you settings and allow you to make changes. These include password, name, address, etc.



Page 240