

# SMBus Dual High Side Switch

May 1998

### **FEATURES**

- Two  $0.4\Omega/300$ mA N-Channel Switches
- SMBus and I<sup>2</sup>C Compatible
- Low Standby Current: 14µA
- 0.6V V<sub>IL</sub> and 1.4V V<sub>IH</sub> for DATA and CLK
- Separate Drain Connection to SW0
- Available in MS8 and SO-8 Packages
- Three Addresses from One Three-State Address Pin
- Independent Control of Up to Six Switches
- Built-In Power-On Reset Timer
- Built-In Undervoltage Lockout

# **APPLICATIONS**

- Handheld Computer Power Management
- Computer Peripheral Control
- Laptop Computer Power Plane Switching
- Portable Equipment Power Control
- Industrial Control Systems

## DESCRIPTION


The LTC®1710 SMBus dual switch has two built-in  $0.4\Omega/300$ mA switches that are controlled by a 2-wire SMBus interface. With a low standby current of  $14\mu$ A (3.3V), the LTC1710 operates in an input voltage range of 2.7V to 5.5V while maintaining the SMBus specified 0.6V  $V_{IL}$  and 1.4V  $V_{IH}$  input thresholds.

Using the 2-wire interface, CLK and DATA, the LTC1710 follows SMBus's Send Byte Protocol to independently control the two  $0.4\Omega$  internal N-channel power switches, which are fully enhanced by onboard charge pumps.

The LTC1710 has one three-state programmable address pin that allows three different addresses for a total of six available switches on the same bus. The LTC1710 also features a separate user-controlled drain supply (SW0D) to Switch 0 so that it can be used to control SMBus peripherials using a different power supply.

17, LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION



#### **Switch Voltage Drop** vs Load Current 500 T<sub>A</sub> = 25°C 400 SWITCH VOLTAGE DROP (mV) 300 200 $V_{CC} = 2.7V$ $V_{CC} = 3.3V$ 100 $V_{CC} = 5V$ 0 0 100 200 300 400 LOAD CURRENT (mA) 1710 TA02

## **ABSOLUTE MAXIMUM RATINGS**


(Voltages Referred to GND Pin)

Input Supply Voltage ( $V_{CC}$ ) $-0.3V$ to $6V$
Input Supply Voltage (V <sub>CC</sub> ) with SW0 Connected
as a Low Side Switch0.3V to 3.6V
DATA, CLK (Bus Pins 6, 5) $-0.3V$ to $V_{CC} + 0.3V$
AD1 (Address Pin 3) $-0.3V$ to $V_{CC} + 0.3V$
OUT0, OUT1 (Output Pins 2, 7)0.3V to 6V
SW0D (Switch 0 Drain Pin 1)0.3V to 6V
OUT0, OUT1 (Output Pins 2, 7)
Continuous 300mA
Pulsed, <10µs (nonrepetitive)

Operating Temperature Range	
LTC1710C	0°C to 70°C
LTC1710I	40°C to 85°C
Junction Temperature*	125°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

<sup>\*</sup>Although the LTC1710 can sustain T  $_{JMAX}$  = 125  $^{\circ}C$  without damage, its internal protection circuitry is set to shut down at T  $_{J}$  = 120  $^{\circ}C$  with 15  $^{\circ}C$  hysteresis.

## PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

# **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CC} = SW0D = 5V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{CC}$	Operating Supply Voltage Range		•	2.7		5.5	V
I <sub>VCC</sub>	Supply Current	Charge Pump Off, AD1 High or Low, DATA and CLK High					
		$V_{CC} = 5V$	•		17	30	μΑ
		$V_{CC} = 3.3V$			14	30	μA
		$V_{CC} = 2.7V$			11	30	μA
		OUTO or OUT1 High (Command Byte XXXXXX01 or XXXXXX10) Both Outputs High (Command Byte XXXXXX11)	•		200 250	300 500	μ <b>Α</b> μ <b>Α</b>
R <sub>DS(ON)</sub>	Power Switch On Resistance at 300mA Load	$V_{CC} = 2.7V$ $V_{CC} = 3.3V$ $V_{CC} = 5V$			0.55 0.46 0.40	0.7 0.6	Ω Ω Ω
$\overline{V_{\text{UVLO}}}$	Undervoltage Lockout	Falling Edge (Note 1)	•	1.5	2.0	2.5	V
t <sub>POR</sub>	Power-On Reset Delay Time	V <sub>CC</sub> = 2.7V (Note 2) V <sub>CC</sub> = 5.5V			300 300	1000 1000	μs μs
f <sub>OSC</sub>	Charge Pump Oscillator Frequency (Note 3)				300		kHz

# **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CC} = SWOD = 5V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>ON</sub>	Output Turn-On Time $(100\Omega//1\mu F Load)$	$V_{CC}$ = 2.7V (From ON (Note 5) to $V_{OUT}$ = 90% $V_{CC}$ ) $V_{CC}$ = 5.5V (From ON (Note 5) to $V_{OUT}$ = 90% $V_{CC}$ )			200 160		μs μs
t <sub>OFF</sub>	Output Turn-Off Time $(100\Omega//1\mu F Load)$	$V_{CC}$ = 2.7V (From OFF (Note 6) to $V_{OUT}$ = 10% $V_{CC}$ ) $V_{CC}$ = 5.5V (From OFF (Note 6) to $V_{OUT}$ = 10% $V_{CC}$ )			250 250		μs μs
V <sub>IL</sub>	DATA/CLK Input Low Voltage AD1 Input Low Voltage	V <sub>CC</sub> = 2.7V to 5.5V V <sub>CC</sub> = 2.7V to 5.5V	•			0.6 0.2	V
V <sub>IH</sub>	DATA/CLK High Voltage AD1 Input High Voltage	V <sub>CC</sub> = 2.7V to 5.5V V <sub>CC</sub> = 2.7V to 5.5V	•	1.4 V <sub>CC</sub> – 0.2			V
$V_{OL}$	Data Output Low Voltage	$V_{CC} = 2.7V \text{ to } 5.5V, I_{PULL-UP} = 350 \mu\text{A}$	•		0.18	0.4	V
C <sub>IN</sub>	Input Capacitance (DATA, CLK, AD1)				5		pF
I <sub>IN</sub>	Input Leakage Current (DATA, CLK)		•			±1	μА
	Input Leakage Current (AD1)		•			±250	nA
SMBus Re	lated Specifications (Note 4)						
f <sub>SMB</sub>	SMBus Operating Frequency			10		100	kHz
t <sub>BUF</sub>	Bus Free Time Between Stop and Start			4.7			μs
t <sub>SU:STA</sub>	Start Condition Setup Time			4.7			μS
t <sub>HD:STA</sub>	Start Condition Hold Time			4.0			μS
t <sub>SU:STP</sub>	Stop Condition Setup Time			4.0			μS
t <sub>HD: DAT</sub>	Data Hold Time			300			ns
t <sub>SU:DAT</sub>	Data Setup Time			250			ns
$t_{LOW}$	Clock Low Period			4.7			μs
t <sub>HIGH</sub>	Clock High Period			4.0		50	μS
t <sub>f</sub>	Clock/Data Fall Time					300	ns
$\overline{t_r}$	Clock/Data Rise Time					1000	ns
I <sub>PULL-UP</sub>	Current Through External Pull-Up Resistor on DATA Pin	V <sub>CC</sub> = 2.7V to 5.5V (Open-Drain Data Pull-Down Current Capacity)		100		350	μА

The  $\bullet$  denotes specifications which apply over the full operating temperature range.

Note 1: Approximately 3% hysteresis is provided to ensure stable operation and eliminate false triggering by minor  $V_{CC}$  glitches.

Note 2: Measured from  $V_{CC} > V_{UVLO}$  to SMBus ready for DATA input.

**Note 3:** The oscillator frequency is not tested directly but is inferred from turn-on time.


Note 4: SMBus timing specifications are guaranteed but not tested.


**Note 5:** ON is enabled upon receiving the Stop condition from the SMBus master.


**Note 6:** OFF is enabled upon receiving the Stop condition from the SMBus master.



## TYPICAL PERFORMANCE CHARACTERISTICS









Switch  $R_{DS(0N)}$  vs Temperature (SO-8 Package) 1.0 I<sub>OUT</sub> = 300mA 0.9 0.8 SWITCH R<sub>DS(ON)</sub> (\Omega) 0.7  $V_{CC} = 2.7V$ 0.6  $V_{CC} = 3.3V$ 0.5  $V_{CC} = 5V$ 0.4 0.3 0.2 0.1 0 0 50 100 -50

TEMPERATURE (°C)





## PIN FUNCTIONS

**SW0D (Pin 1):** Drain Supply of Switch 0. User-programmable from 0V to  $V_{CG}$ .

1710 G04

**OUTO (Pin 2):** Source Output of Switch 0. Maximum load of 300mA; controlled by LSB of command byte.

**AD1 (Pin 3):** Three-State Programmable Address Pin. Can be directly tied to  $V_{CC}$ , GND or  $V_{CC}/2$  (using two resistors  $\leq 1M$ ).

GND (Pin 4): Ground Connection.


**CLK (Pin 5):** Serial Clock Interface. Must be pulled high to  $V_{CC}$  with external resistor. The pull-up current must be limited to  $350\mu A$ .

**DATA (Pin 6):** Open-Drain Connected Serial Data Interface. Must be pulled high to  $V_{CC}$  with external resistor. The pull-up current must be limited to  $350\mu A$ .


**OUT1 (Pin 7):** Source Output of Switch 1. Maximum load of 300mA; controlled by 2nd LSB of command byte.

**V<sub>CC</sub> (Pin 8):** Input Supply Voltage. Operating range from 2.7V to 5.5V.

## **BLOCK DIAGRAM**



## TIMING DIAGRAM



## **OPERATION**

### **SMBus Operation**

SMBus is a serial bus interface that uses only two bus lines, DATA and CLK, to control low power peripheral devices in portable equipment. It consists of masters, also known as hosts, and slave devices. The master of the SMBus is always the one to initiate communications to the slave devices by varying the status of the DATA and CLK lines. The SMBus specification establishes a set of protocols that devices on the bus must follow for communications.

The protocol that the LTC1710 uses is the Send Byte Protocol. In this protocol, the master first sends out a Start signal by switching the DATA line from high to low while CLK is high. (Because there may be more than one master on the same bus, an arbitration process takes place if two masters attempt to take control of the DATA line simultaneously; the first master that outputs a one while the other master is zero loses the arbitration and becomes a slave itself.) Upon detecting this Start signal, all slave devices on the bus wake up and prepare to shift in the next byte of data.



## **OPERATION**

The master then sends out the first byte. The first seven bits of this byte consist of the address of the device that the master wishes to communicate with. The last bit indicates whether the command will be a read (logic one) or write (logic zero). Because the LTC1710 is a slave device that can only be written to by a master, it will ignore the ensuing commands of the master if it wants to read from the LTC1710, even if the address sent by the master matches that of the LTC1710. After reception of the first byte, the slave device (LTC1710) with the matching address then acknowledges the master by pulling the DATA line low before the next rising clock edge.

By now all other nonmatching slave devices will have gone back to their original standby states to wait for the next Start signal. Meanwhile, upon receiving the acknowledge from the matching slave, the master then sends out the command byte. In the case of the LTC1710, the two LSBs of this second byte from the master are the signals controlling the gates of the internal power switches; a digital "one" turns on the charge pump to drive up the gate voltage and output while a digital "zero" shuts down the charge pump and discharges the output to zero.

After receiving the command byte, the slave device (LTC1710) needs to acknowledge the master again by pulling the DATA line low on the following clock cycle. The master then ends this Send Byte Protocol by sending the Stop signal, which is a transition from low to high on the DATA line while the CLK line is high. Valid data is shifted into the output latch on the last acknowledge signal; the output switch will not turn on, however, until the Stop signal is detected. This double buffering feature of the output latch allows the user to "daisy-chain" multiple SMBus devices such that their outputs are synchronously executed on the Stop signal despite the fact that valid data were loaded into their output latches at different times. An example is shown in Figure 1. If somehow either the Start

or the Stop signal is detected in the middle of a byte, the slave device (LTC1710) will regard this as an error and reject all previous data.




Figure 1. Daisy-Chain Example

#### Address

The LTC1710 has an address of 10110XX; the five MSBs are hardwired, but the two LSBs are programmable by the user with the help of a three-state address pin. Refer to Table 1 for the pin configurations and their corresponding addresses.

Table 1. Address Pin Truth Table

AD1	ADDRESS
GND	1011000
V <sub>CC</sub> /2	1011001
V <sub>CC</sub>	1011010

To conserve standby current, it is preferable to tie the address pins to either  $V_{CC}$  or GND. When more than two addresses are needed, then the address pin can be tied to the third state of  $V_{CC}/2$  by using two equal value resistors ( $\leq 1$ M), see Figure 2.





Figure 2. The LTC1710 Programmed with Address 1011001



### **OPERATION**

#### **Charge Pump**

To fully enhance the internal N-channel power switches, an internal charge pump is used to boost the gate drive to a maximum of 6V above  $V_{CC}$ . The reason for the maximum charge pump output voltage limit is to protect the internal switches from excessive gate overdrive. A feedback network is used to limit the charge pump output once it is 6V above  $V_{CC}$ . To prevent the power switches from turning on too fast, an internal current source is placed between the output of the charge pump and the gate of the power switch to control the ramp rate.

Since the charge pumps are driving just the gates of the internal switches, only a small amount of current is required. Therefore, all the charge pump capacitors are integrated onboard. The drain of switch 1 is internally connected to  $V_{CC}$ , however, the drain of switch 0 is user controlled through Pin 1. In other words, SMBus devices using different power supply voltages can be simultaneously switched by the same LTC1710.

### **Power-On Reset and Undervoltage Lockout**

The LTC1710 starts up with both gate drives low. An internal power-on reset (POR) signal inhibits operation

until about 300 $\mu$ s after  $V_{CC}$  crosses the undervoltage lockout threshold (typically 2V). The circuit includes some hysteresis and delay to avoid nuisance resets. Once operation begins,  $V_{CC}$  must drop below the threshold for at least 100 $\mu$ s to trigger another POR sequence.

#### **Input Threshold**

Anticipating the trend of lower and lower supply voltages, the SMBus is specified with a  $V_{IH}$  of 1.4V and a  $V_{IL}$  of 0.6V. While some SMBus parts may violate this stringent SMBus specification by specifying a higher  $V_{IH}$  value for a corresponding higher input supply voltage, the LTC1710 meets and maintains the constant SMBus input threshold specification throughout the entire supply voltage range of 2.7V to 5.5V.

#### Thermal Shutdown

In the unlikely event that either power switch overheats, a thermal shutdown circuit, which is placed closely to the two switches, will activate and turn off the gate drives to both switches. The thermal shutdown circuit has a threshold of  $120^{\circ}$ C with a  $15^{\circ}$ C hysteresis.

## TYPICAL APPLICATIONS

The LTC1710, when used with the LT®1521-3.3, can switch a regulated 3.3V/250mA supply to a load (Figure 3). Also, with the help of the LT1304-5, the LTC1710 can be

used to make a boost switching regulator with output disconnect and a low standby current of  $22\mu A$  (Figure 5).




Figure 3. Low Dropout Regulator Switching a 3.3V/250mA Supply




Figure 4. The LTC1710 Switching Two Different Voltage Loads



## TYPICAL APPLICATIONS






Figure 5. Switching Regulator with Low-Battery Detect Using 22µA of Standby Current

## PACKAGE DESCRIPTION

Dimensions in inches (millimeters), unless otherwise noted.









- \* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006\* (0.152mm) PER SIDE
- DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

#### S8 Package 8-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)





- \*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- \*DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1304	Micropower DC/DC Converter	Low-Battery Detector Active in Shutdown
LTC1470/LTC1471	Single and Dual PCMCIA Protected 3.3V/5V V <sub>CC</sub> Switches	Current Limit
LTC1473	Dual PowerPath™ Switch Matrix	Current Limit with Timer
LTC1623	SMBus Dual High Side Switch Controller	Uses External Switches, Two Three-State Address Pins

0.006 ± 0.004

 $(0.15 \pm 0.102)$ 

PowerPath is a trademark of Linear Technology Corporation.

