


## PCM52JG-V PCM53JG-V PCM53JG-I

## **DESIGNED FOR AUDIO**

# 16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTER

## **FEATURES**

- LOW COST
- NO EXTERNAL COMPONENTS REQUIRED
- 16-BIT RESOLUTION
- 16-BIT MONOTONICITY, typ
- 0.001% OF FSR TYP DIFFERENTIAL LINEARITY ERROR
- 0.002% THD (FS Input, 16 Bits), typ
- 0.02% THD (-20dB, 16 Bits), typ
- 3µsec SETTLING TIME, typ
- 96dB DYNAMIC RANGE
- ullet  $\pm$ 10V (PCM53) AND  $\pm$ 5V (PCM52) AUDIO OUTPUT AVAILABLE
- EIAJ STC-007 COMPATIBLE
- INDUSTRY-STANDARD PINOUT
- COMPACT, 24-PIN DIP PACKAGE



### DESCRIPTION

The PCM52 and PCM53 are state-of-the-art, fully monolithic, digital-to-analog converters that are designed and specified for digital audio applications. These devices employ a segmented architecture and ultra-stable, nichrome (NiCr), thin-film, well-matched resistors to provide monotonicity, low distortion, and low differential linearity error (especially around bipolar zero) over long periods of time and over the full operating temperature range.

The PCM52-V and PCM53-V are completely self-contained with stable, low noise, internal, zener voltage reference; high speed current switches; resistor ladder network; and fast-settling, low noise, output operational amplifier all on a single monolithic chip. A special, open-loop reference circuit helps provide the fast settling time required for critical audio applications. The converters can be operated using two power supplies (±15V) instead of three separate supplies. Few external components are necessary for operation, and all critical specifications are 100% tested. This helps to assure the user of high system reliability and outstanding overall system performance.

The PCM53JG-I is similar to the PCM53JG-V except it provides a current output that settles to within  $\pm 0.006\%$  of FSR of its final value in typically 350nsec in response to a full-scale change in the digital input code.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

## **SPECIFICATIONS**

#### **ELECTRICAL**

 $T_A = +25$ °C rated power supplies unless otherwise noted.


MODEL	PCM52/53			
	MIN	TYP	MAX	UNITS
INPUT				
DIGITAL INPUT				
Resolution		16		Bits
Dynamic Range		96		dB
Logic Levels (TTL/CMOS Compatible): Logic "1" at +40µA	+2.4		+V <sub>cc</sub>	VDC
Logic "0" at -0.5mA	0		+0.8 .	VDC
TRANSFER CHARACTERISTICS				
ACCURACY				
Gain Error		±0.1	±1.0	%
Bipolar Zero Error <sup>(1)</sup>		±10	±50	mV
Differential Linearity Error at Bipolar Zero		0.001	0.005	% of FSR <sup>(2)</sup>
Noise (rms)(20Hz to 20kHz) at Bipolar Zero: PCM52-V <sup>(3)</sup>		15	30	μ∨
PCM53-V <sup>131</sup>		30	60	μ∨
TOTAL HARMONIC DISTORTION(4) (16-Bit Resolution)				
$V_0 = \pm FS$ at $f = 420Hz$		0.002	0.004	%
V <sub>o</sub> = -20dB at f = 420Hz	İ	0.02	0.04	%
V <sub>o</sub> = -60dB at f = 420Hz	<del></del>	1.9	4.0	%
MONOTONICITY		16		Bits
DRIFT (0°C to +70°C)		1		
Total Bipolar Drift (includes gain, offset, and linearity drift)		±25	±150	ppm of FSR/°C
		±0.1	±0.68	% of FSR
Bindar Zara Drift		±0.01	±0.06	dB
Bipolar Zero Drift	<del></del>	± <b>4</b>	±20	ppm of FSR/°C
SETTLING TIME (to ±0.006% of FSR)				
Voltage Models Output (PCM52-V, PCM53-V): 10V Step		3		$\mu$ sec
1LSB Step		1		μsec
Current Model (PCM53-I) Output (1mA Step): 10Ω to 100Ω Load		350		nsec
1kΩ Load <sup>(5)</sup> Deglitcher Delay (THD Test) <sup>(4)</sup>		350		nsec
Slew Rate		2.5 10	4.0	μsec
WARM-UP TIME	1			V/µsec
OUTPUT				Min
ANALOG OUTPUT		·   · · · · · · · · · · · · · · · · · ·		<del></del>
Voltage Models				
Ranges: PCM53-V	±9.8	±10	±10.2	1 ,
PCM52-V	±4.9	±5	±10.2 ±5.1	V
Output Current	±5		±3.1	mA
Output Impedance		0.1	l	Ω
Short-Circuit Duration	Indefinite to Common			
Current Model	İ	1		
		±1		mA
Range, PCM53-I (±30%)				1
Output Impedance (±30%)		2.4		kΩ
Output Impedance (±30%)				KS2
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY		2.4		
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY  +Vcc		2.4 ±0.001		% of FSR/%Vcc
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY  +Vcc  -Vcc		±0.001 ±0.001		% of FSR/%Vcc % of FSR/%Vcc
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY  +Vcc  -Vcc  Voo		2.4 ±0.001		% of FSR/%Vcc
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY  +Vcc  -Vcc  Vob  POWER SUPPLY REQUIREMENTS		±0.001 ±0.001 ±0.001		% of FSR/%Vcc % of FSR/%Vcc
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY  +Voc  -Voc  Vob  POWER SUPPLY REQUIREMENTS  Voltage: ±Vcc	±14.25	±0.001 ±0.001 ±0.001 ±15	±15.75	% of FSR/%Vcc % of FSR/%Vcc % of FSR/%Vcc
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY  +Voc  -Voc  Vob  POWER SUPPLY REQUIREMENTS  Voltage: ±Voc  Vob	±14.25 +4.75	±0.001 ±0.001 ±0.001	±15.75 +15.75	% of FSR/%Vcc % of FSR/%Vcc
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY  +Voc  -Voc  Von  POWER SUPPLY REQUIREMENTS  Voltage: ±Voc  Von  (Von   II.	±0.001 ±0.001 ±0.001 ±15		% of FSR/%Vcc % of FSR/%Vcc % of FSR/%Vcc	
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY  +V <sub>CC</sub> -V <sub>CC</sub> V <sub>DD</sub> POWER SUPPLY REQUIREMENTS  Voltage: ±V <sub>CC</sub> V <sub>DD</sub> (V <sub>DD</sub> may be connected to +V <sub>CC</sub> supply voltage. Result is slightly increased total power dissipation of approximately 40mW).	II.	±0.001 ±0.001 ±0.001 ±15 +5	+15.75	% of FSR/%V <sub>cc</sub> % of FSR/%V <sub>cc</sub> % of FSR/%V <sub>cc</sub> VDC VDC
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY  +V <sub>CC</sub> -V <sub>CC</sub> V <sub>DD</sub> POWER SUPPLY REQUIREMENTS  Voltage: ±V <sub>CC</sub> V <sub>DD</sub> (V <sub>DD</sub> may be connected to +V <sub>CC</sub> supply voltage. Result is slightly increased total power dissipation of approximately 40mW).  Supply Drain (no load): +V <sub>CC</sub>	II.	±0.001 ±0.001 ±0.001 ±15 +5	+15.75 +30	% of FSR/%Vcc % of FSR/%Vcc % of FSR/%Vcc VDC VDC
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY  +V <sub>CC</sub> -V <sub>CD</sub> V <sub>DD</sub> POWER SUPPLY REQUIREMENTS  Voltage: ±V <sub>CC</sub> V <sub>DD</sub> (V <sub>DD</sub> may be connected to +V <sub>CC</sub> supply voltage. Result is slightly increased total power dissipation of approximately 40mW).	II.	±0.001 ±0.001 ±0.001 ±15 +5	+15.75 +30 -30	% of FSR/%Vcc % of FSR/%Vcc % of FSR/%Vcc VDC VDC
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY  +V <sub>CC</sub> -V <sub>CD</sub> V <sub>DD</sub> POWER SUPPLY REQUIREMENTS  Voltage: ±V <sub>CC</sub> V <sub>DD</sub> (V <sub>DD</sub> may be connected to +V <sub>CC</sub> supply voltage. Result is slightly increased total power dissipation of approximately 40mW).  Supply Drain (no load): +V <sub>CC</sub> -V <sub>CC</sub> V <sub>DD</sub>	II.	±0.001 ±0.001 ±0.001 ±0.001 ±15 +5 +18 -18	+15.75 +30	% of FSR/%Vcc % of FSR/%Vcc % of FSR/%Vcc VDC VDC
Output Impedance (±30%)  POWER SUPPLY  SENSITIVITY  +V <sub>CC</sub> -V <sub>CC</sub> V <sub>DD</sub> POWER SUPPLY REQUIREMENTS  Voltage: ±V <sub>CC</sub> V <sub>DD</sub> (V <sub>DD</sub> may be connected to +V <sub>CC</sub> supply voltage. Result is slightly increased total power dissipation of approximately 40mW).  Supply Drain (no load): +V <sub>CC</sub> -V <sub>CC</sub>	II.	±0.001 ±0.001 ±0.001 ±0.001 ±15 +5 +18 -18	+15.75 +30 -30	% of FSR/%Vcc % of FSR/%Vcc % of FSR/%Vcc VDC VDC

NOTES: (1) Adjustable to zero with external potentiometer. (2) FSR means Full-Scale Range and is 20V for ±10V (PCM53-V) and 10V for ±5V range (PCM52-V). (3) Characterization units show at least two sigma units to meet this specification. Not 100% final tested. (4) The measurement of total harmonic distortion is highly dependent on the characteristics of the measurement circuit. Please contact factory for details. (5) Measured with an active clamp to provide a low impedance for approximately 200nsec.

#### DIGITAL INPUT AND ANALOG OUTPUT RELATIONSHIP

	ОИТРИТ				
	Voltage Model		Current Model		
DIGITAL INPUT CODE	16-Bit Resolution	14-Bit Resolution	16-Bit Resolution	14-Bit Resolution	
Complementary Bipolar Offset Binary (COB) ±10V (PCM53): One LSB All Bits On 0000 All Bits Off 1111  ±5V (PCM52): One LSB All Bits On 0000 All Bits Off 1111	+305µV +9.99969V -10.00000V +152µV +4.999848V -5.00000V	+1.22mV +9.99878V -10.00000V +610µV +4.99939V -5.00000V	0.031µA -0.99997mA 1.00000mA	0.122µA -0.99988mA +1.00000mA	

#### **MECHANICAL**




#### **ABSOLUTE MAXIMUM RATINGS**

DC Supply Voltages	
Lead Temperature During Soldering 10sec at +300°C	

The information in this publication has been carefully checked and is believed to be reliable; however, no responsibility is assumed for possible inaccuracies or omissions. Prices and specifications are subject to change without notice. No patent rights are granted to any of the circuits described herein.

#### **CONNECTION DIAGRAM**




#### PIN ASSIGNMENTS

Pin No.	PCM52/53-V	PCM53-I
1	Bit 1 (MSB)	Bit 1 (MSB)
2	Bit 2	Bit 1
3	Bit 3	Bit 3
4	Bit 4	Bit 4
5	Bit 5	Bit 5
6	Bit 6	Bit 6
7	Bit 7	Bit 7
8	Bit 8	Bit 8
9	Bit 9	Bit 9
10	Bit 10	Bit 10
11	Bit 11	Bit 11
12	Bit 12	Bit 12
13	Bit 13	Bit 13
14	Bit 14	Bit 14
15	Bit 15	Bit 15
16	Bit 16 (LSB)	Bit 16 (LSB)
17	±5V Audio Out (PCM52-V)	R <sub>f</sub> (10kΩ ±30%)
l	±10V Audio Out (PCM53-V)	· '
18	V <sub>DD</sub>	V <sub>DD</sub>
19	-V <sub>cc</sub>	-V <sub>cc</sub>
20	Common	Common
21	Summing Junction	l <sub>ουτ</sub> , ±1mA ±30% (Audio Output)
22	Test Point	Test Point
23	+V <sub>cc</sub>	+V <sub>cc</sub>
24	Reference Out (+6.3V)	Reference Out (+6.3V)


## TYPICAL PERFORMANCE CURVES

## Fotal Harmonic Distortion [%] 1.0 0.2 14-Bits 0.1 0.04 0.02 0.01 16-Bits 0.004 0.002 0.001 -50 -40 -30 -20 OdB equals Full-Scale Range (FSR) V<sub>OUT</sub> (dB)

Total Harmonic Distortion (THD) vs Vout.




Total Harmonic Distortion (THD) vs Frequency.




Full-Scale Range Settling Time vs Accuracy.


## **APPLICATION DIAGRAMS**



Output Circuit for PCM52/53-V.



Optional External Bipolar Zero Adjust.



Preferred External Op Amp Configuration Using PCM53-I.