pins for the totem pole output stage.

the UC3842A series is high performance fixed ▲ frequency current mode controllers. This is specifically designed for Off-Line and DC-to-DC converter applications offering the designer a cost effective solution with minimal external components. This integrated circuits feature a trimmed oscillator for precise duty cycle control, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.


output deadtime, and a latch for single pulse metering. This device is available in 8-pin dual-in-line plastic packages as well as the 14-pin plastic surface mount (SOP-14). The SOP-14 package has separate power and ground


input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, programmable


Also included are protective features consisting of

The UC3842A has UVLO thresholds of 16V (on) and 10V (off), ideally suited for off-line converters.

- Trimmed Oscillator Discharge Current for Precise Duty Cycle Control
- Current Mode Operation to 500KHz
- Automatic Feed Forward Compensation
- Latching PWM for Cycle-By-Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Undervoltage Lockout with Hystersis
- Low Start-Up and Operating Current







The document contains information on a new product. Specifications and information herein are subject to change without notice.

ORDERING	INFORMATION

ORDERING INFORMATION				
Device	Temperature Range	Package		
UC3842CS		SOP-14 Plastic DIP		
UC3842CD	-25 to +859c	Plastic DIP		

3719482 0001240 362 |

#### MAXIMUM RATING

Rating	Symbol	Value	Unit
Total Power Supply and Zener Current	$(I_{CC}+I_Z)$	30	mA
Output Current Source or Sink (Note 1)	Io	1.0	Ā
Output Energy (Capacitive Load per Cycle)	W	5.0	μJ
Current Sense and Voltage Feedback Inputs	Vin	-0.3 to +5.5	v
Error Amp Output Sink Current	lo	10	mA
Power Dissipation and Thermal Characteristics Plastic Dip	-		
Maximum Power Dissipation @ T <sub>A</sub> =25°C Thermal Resistance Junction to Air Plastic Dip	$P_{D}$ $R_{\bullet JA}$	862 145	mW ℃/W
Maximum Power Dissipation @ T <sub>A</sub> =25 °C Thermal Resistance Junction to Air	P <sub>D</sub> R <sub>e JA</sub>	1.25	w ℃/W
Operating Junction Temperature	T,	+150	*C
Operature Ambient Temperature	TA	0 to +70	<del>- c</del>
Storage Temperature Range	Tstg	-65 to +150	- C

#### ELECTRICAL CHARACTERISTICS

 $(V_{CC}=15V(Note 2), R_T=10K\Omega, C_T=3.3nF, T_A=T_{low} \text{ to } T_{high} \text{ (Note 3) unless otherwise noted )}.$ 

		UC3842A			
Characteristic	Symbol	Min	Typ	Max	Unit
REFERENCE SECTION					
Reference Output Voltage (lo=1.0mA,T <sub>1</sub> = 25℃)	Vref	4.9	5.0	5.1	v
Line Regulation ( $V_{cc} = 12V$ to 25V)	REGline	-	2.0	20	mV
Load Regulation (Io =1.0mA to 20mA)	REGload		3.0	25	mV
Temperature Stability	Ts	-	0.2	-	mV/℃
Total Output Variation over Line, Load , and Temperature	Vref	4.82	-	5.18	V
Output Noise Voltage (f = 10Hz to 10kHz, T <sub>1</sub> =25°C)	Vn	-	50	-	μV
Long Term Stability (T <sub>A</sub> =125℃ for 1000 Hours)	S		5.0	-	mV
Output Short Circuit Current	İsc	-30	-85	-180	mA
OSCILLATOR SECTION					- MU 1
Frequency	fosc				KHz
T,=25℃		47	52	57	· NIIZ
T <sub>A</sub> =T <sub>low</sub> to T <sub>high</sub>		46	-	60	
Frequency Change with Voltage (V <sub>cc</sub> =12V to 25V)	$\Delta$ fosc/ $\Delta$ V	-	0.2	1.0	%
Frequency Change with Temperature	$\Delta \text{fosc}/\Delta T$		5.0		%
TA=Tlow to Thigh			5.0	-	70
Oscillator Voltage Swing (Peak-to-Peak)	Vosc		1.6		v
Discharge Current (Vosc=2.0V)	Idischg	-			mA
T <sub>7</sub> =25℃		7.5	8.4	9.3	шИ
T <sub>A</sub> =T <sub>low</sub> to T <sub>high</sub>		7.2		9.5	

Note: 1. Maximum Package power dissipation limits must be observed.

- 2. Adjust  $V_{C\!C}$  above the Start-Up threshold before setting to 15V.
- 3. Low duty cycle pulse technique are used during test to maintain junction temperature as close to ambient as possible.  $T_{low} = 0 \text{ C}$  for UC3842A,  $T_{high} = +70 \text{ C}$  for UC3842A
- 4. This parameter is measured at the latch trip point with  $V_{FB} = 0 \, V_{\cdot \cdot}$

△V Output/Compensation

5. Comparator gain is defined as : Av =

△V Current Sense Input


3719482 0001241 2T9 I




( Note 3) unless otherwise noted)					
Characteristic	Symbol		UC3842A		Unit
		Min	Тур	Max	
error amplifier section					
Voltage Feedback Input (Vo=2.5V)	$V_{PB}$	2.42	2.5	2.58	V
Input Bias Current (V <sub>TB</sub> =5.0V)	$I_{IB}$	•	-0.1	-2.0	μA
Open-Loop Voltage Gain (Vo=2.0V to 4.0V)	Avol	65	90	-	₫B
Unity Gain Bandwidth (T;=25℃)	BW	0.7	1.0	-	MHz
Power Supply Rejection Radio (V <sub>CC</sub> =12V to 25V)	PSRR	60	70		₫B
Output Current			1		mA
Sink (Vo=1.1V, V <sub>FB</sub> =2.7V)	Link	2.0	12	.	
Source ( Vo=5.0V, V <sub>FB</sub> =2.3V)	Isource	-0.5	-1.0	.	
Output Voltage Swing	-30ure				V
High State (R <sub>L</sub> =15K to ground, V <sub>FB</sub> =2.3V)	Vox	5.0	6.2	.	•
Low State ( $R_L=15K$ to Ground, $V_{FB}=2.5V$ )	V <sub>OL</sub>		0.8	1.1	
CURRENT SENSE SECTION	T OL				
Current Sense Input Voltage Gain (Note 4&5)	Αv	2.85	3.0	3.15	V/V
Maximum Current Sense Input Threshold(Note 4)	V <sub>th</sub>	0.9	1.0	1.1	
Power Supply Rejection Radio	PSRR	0.5	70		₫B
V <sub>cc</sub> =12V to 25V,Note 4	FSKK	-	/ /	•	шь
Input Bias Current	I <sub>IB</sub>		-2.0	-10	
Propagation Delay(Current Sense Input to Output)		<del>-</del>	150	300	<u> </u>
OUTPUT SECTION	t <sub>PLH(D</sub> NOUT)		1 130	300	ns
Output Voltage	····		T		v
Low State (Isink=20mA)	*7		١.,		V
(Isink=200mA)	$V_{OL}$	•	0.1	0.4 2.2	
High State (Isource=20mA)	Voh	13	13.5	2.2	
(Isource=200mA) ~	YOH	12	13.4		
Output Voltage with UVLO Activated	Vol(UVLO)	- +2	0.1	1.1	v
V <sub>CC</sub> =6.0V,Isink=1.0mA	¥0((C¥EC)	_	0.1	4.4	•
Output Voltage Rise Time (C <sub>L</sub> =1.0nF,T <sub>j</sub> =25°C)	tr	-	50	- 150	ns
Output Voltage Fall Time (C <sub>L</sub> =1.0nF,T <sub>J</sub> =25°C)	tf		50	150	ns
UNDERVOLTAGE LOCKOUT SECTION	u .		30	130	ш
Start-Up Threshold	7.7.1				
	Vth				. <b>v</b>
UC3842A		14.5	16	17.5	···
Minimum Operating Voltage After Turn-On	V <sub>CC(min)</sub>			1	V
UC3842A		8.5	10	11.5	
PWM SECTION			· · · · · · · · · · · · · · · · · · ·		
Outy Cycle					%
Maximum	DCmax	94	96	-  -	
Minimum	DCmin			0	
TOTAL DEVICE					
Power Supply Current	$I_{\infty}$				mA
Start-Up	·	-	0.5	1.0	
V <sub>cc</sub> =14V for UC3842A)			•	ſ	
Operating (Note 2)		- 20	12	17	
	1/-				

Power Supply Zener Voltage (I<sub>CC</sub>=25mA)


## FIGURE 1-TIMING RESISTOR VEISUS OSCILLATOR FREQUENCY



#### FIGURE 3-OSCILLATOR DISCHARGE CURRENT versus TEMPERATURE



## FIGURE 5-ERROR AMP SMALL SIGNAL TRANSIENT RESPONSE



## FIGURE 2-OUTPUT DEAD TIME VERSUS OSCILLATOR FREQUENCY






FIGURE 4-MAXIMUM OUTPUT DUTY CYCLE  $\widehat{\mathfrak{L}}$  versus TIMING RESISTOR




## FIGURE 6-ERROR AMP LARGE SIGNAL TRANSIENT RESPONSE





#### FIGURE 7-ERROR AMP OPEN-LOOP GAIN AND PHASE versus FREQUENCY



## FIGURE 9-REFERENCE VOLTAGE CHANGE Versus SOURCE CURRENT





FIGURE 11- REFERENCE LOAD REGULATION



#### FIGURE 8-CURRENT SENSE INPUT THRESHOLD Versus ERROR AMP OUTPUT VOLTAGE




FIGURE 10-REFERENCE SHORT CIRCUIT
CURRENT Versus TEMPERATURE






FIGURE 12-REFERENCE LINE REGULATION




3719482 0001244 TO8 I




# FIGURE 13-OUTPUT SATURATION VOLTAGE VEISUS LOAD CURRENT




### FIGURE 15-OUTPUT CROSS CONDUCTION




#### FIGURE 14-OUTPUT WAVEFORM



## FIGURE 16-SUPPLY CURRENT Versus SUPPLY VOLTAGE




#### FIGURE 17-REPRESENTATIVE BLOCK DIAGRAM



Pin numbers adjacent to terminals are for the 8 pin dual-in-line package. Pin numbers in parenthesis are for the S suffix SOP-14 package.

#### FIGURE 18-TIMING DIAGRAM



#### UNDERVOLTAGE LOCKOUT

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal ( $V_{\rm CC}$ ) and the reference output (Vref) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The  $V_{\rm CC}$  comparator upper and lower thresholds are 16V/10V for the UC3842A.

The Vref comparator upper and lower thresholds are  $3.6\mathrm{V}/3.4\mathrm{V}$ . The large hysteresis and low start-up current of the UC3842A makes it ideally suited in off-line converter applications where efficient bootstrap start-up technique (Figure 33). A 36 V zener is connected as a shunt regulator from  $V_{\mathrm{CC}}$  to ground. Its purpose is to protect the IC from excessive voltage that can occur during system start-up. The minimum operating voltage for the UC3842A is 11V.

3719482 0001246 880



#### Output

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFET's. It is capable of up to  $\pm$  1.0A peak drive current and has a typical rise and fall time of 50 ns with a 1.0nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever an undervoltage lockout is active. This characteristic eliminates the need for an external pull-down resistor.

The SOP-14 surface mount package provides separate pins for Vc(output supply) and Power Ground Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the lpk(max) clamp level. The separate Vc supply input allows the designer added fiexbibility in tailoring the drive voltage independent of Vcc.A zener clamp is typically connected to this input when driving power MOSFETs in systems where Vcc is greater than 20V. Figure 25 shows proper power and control ground connections in a current sensing power MOSFET application.


#### Reference

The 5.0V bandgap reference is trimmed to ± 2.0% on the UC3842A.Its promary purpose to supply charging current to the oscillator timing capacitor. The reference has short circuit protection and is capable of providing in excess of 20mA for powering additional control system circuitry.

#### **Design Considerations**


Do not attempt to construct the converter on wirewrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulsewidth jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with lowcurrent signal and high-current switch and output grounds returning separate paths back to the input capacitor.Ceramic bypass capacitors(0.1 µ F) connected directly to Vcc, Vc, and Vref may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noised. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise generating components.

#### FIGURE 19-CONTINUOUS CURRENT WAVEFROMS




Current mode converters can exhibit subharmonic oscillations when operating at a duty cycle greater than 50% with continuous inductor current, This instability is independent of the regulators closed loop characteristics and is caused by the simultaneous operating conditions of fixed frequency and peak current detecting. Figure 19A the phenomenon graphically, At to, switch conduction begins, causing the inductor current to rise at a slope of m1. This slope is a function of the input voltage divided by the inductance. At t1, the Current Sense Input reaches the threshold established by the control voltage. This causes the switch to turn off and the current to decay at a slope of m2, until the next oscillator cycle. This unstable condition can be shown if a perturbation is added to the control voltage, resulting in a small  $\triangle 1$  (dashed line). With a fixed oscillator period, the current decay time is reduced, and the minimum current at switch turn-on(t2) is increased by  $\triangle 1+\triangle 1$  m<sub>2</sub>/m<sub>1</sub>. The minimum current at the next cycle (t<sub>3</sub>) decreases to  $(\triangle l + \triangle l \ m_2/m_1)(m_2/m_1)$ . This perturbation is multiplied by m2/m1 on each succeeding cycle, alternately increasing and decreasing the inductor current at switch turn-on, Several oscillator cycles may be required before the inductor current reaches zero causing the process to commence again. If m2/m1 is greater than 1, the converter will be unstable. Figure 19B shows that by adding an artificial ramp that is synchronized with the PWM clock to the control voltage . the  $\Delta l$  perturbation will decrease to zero on succeeding cycles. This compensating ramp (m3) must have a slope equal to or slightly greater than  $m_2/2$  for stability . With  $m_2/2$  slope compensation , the average inductor current follows the control voltage yielding true current mode operation. The compensating ramp can be derived from the oscillator and added to either the Voltage Feedback or Current Sense inputs (Figure 32).

#### FIGURE 20-EXTERNAL CLOCK SYNCHRONIZATION




The diode clamp is required if the Sync amplitude is large enough to the cause the bottom side of  $C_T$  to go more than 300 mV below ground.


### FIGURE 22-ADJUSTABLE REDUCTION OF



### FIGURE 24-ADJUSTABLE BUFFERED REDUCTION OF CLAMP LEVEL WITH SOFT-START




#### FIGURE 21-EXTERNAL DUTY CYCLE CLAMP AND MULTI UNIT SYNCHRONIZATION




### (R<sub>A</sub>+2R<sub>B</sub>)C R<sub>A</sub>+2R<sub>B</sub> FIGURE 23-SOFT-START CIRCUIT

DMAX ≠



#### FIGURE 25-CURRENT SENSING POWER MOSFET




Control Circuit Ground: To Pin (9)

Virtually lossless current sensing can be achieved with the implementation of a SENSEFET power switch.For proper operation during over current conditions.a reduction of the lpk(max) clamp level must be implemented.Refer to Figure 22 and 24.




#### FIGURE 26-CURRENT WAVEFORM SPIKE SUPPRESSION




The addition of RC filter will eliminate instability caused by the leading ede spike on the current waveform.

### FIGURE 28-BIPOLAR TRANSISTOR DRIVE




The totem-pole output can furnish negative base current for enhanced transistor turn-off, with the additions of capacitor C1.

#### FIGURE 30-LATCHED SHUTDOWN




The MCR101 SCR must be selected for a holding of less than 0.5mA at T<sub>A</sub> (min). The simple two transistor circuit can be used in place of the SCR at shown.All resistors are 10K.

## FIGURE 27-MOSFET PARASITIC OSCILLATIONS




Series gate resistor Rg will damp any high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit.


#### FIGURE 29-ISOLATED MOSFET DRIVE



## FIGURE 31-ERROR AMPLIFIER COMPENSATION




Error Amp compensation circuit for stabilizing any currentmode topology except for boost and flyback converters operating with continuous inductor current.



Error Amp compensation circuit for stabilizing any current-mode topology except for boost and flyback converters operating with continuous inductor current.


3719482 0001249 59T ■

#### FIGURE 32-SLOPE COMPENSATION



The buffered oscillator ramp can resistively summed with either the voltage feedback or current sense inputs to provide slope compensation.

FIGURE 33-27 WATT OFF-LINE REGULATION



#### T1-Primary:45 Turns #26 AWG

Secondary ± 12V :9 Turns #30 AWG (2 strands) Bifiliar Wound

Secondary 5.0V: 4 Turns (six strands) #26 Hexfiliar Wound Secondary Feedback: 10 Turns #30 AWG (2 strands) Bifiliar Wound

Core: Ferroxcube EC35-3C8

Bobbin: Ferroxcube EC35PCB1

Gap : ≥0.10" for a primary inductance of 1.0mH


ior a primary inductance or 1.0mm				
Vin=95 to 130 Vac	$\Delta$ =50mV or $\pm$ 0.5%			
	$\triangle$ =24mV or $\pm$ 0.1%			
Vin=115Vac, Iout =1.0A to 4.0A	$\Delta = 300 \text{mV or} \pm 3.0\%$			
Vin=115Vac,lout=100mA to 300mA	$\triangle$ =60mV or $\pm$ 0.25%			
Vin=115Vac	40mVp-p			
	80mVp-p			
Vin=115Vac	70%			
	Vin=95 to 130 Vac  Vin=115Vac, Iout =1.0A to 4.0A  Vin=115Vac, Iout=100mA to 300mA  Vin=115Vac			

L1-15µ Hat 5.0A, Coilcrat Z7156.

L2.13-25µ Hat 1.0A, Coilcraft Z7157.

All outputs are at nominal load currents unless otherwise noted.





1N5824 L1
T1 Coilcraft 11-464-16, 0.025" gap in each leg
Baobbin : Coilcraft 37-573
Windings: Primary, 2 each: 75 turns #26 Awg Bifilar wound
Feedback: 15 turns #26 Awg
Secondary , 5.0V: 6 turns #22 Awg Bifiar wound
Secondary , 5.0V: 14 turns #24 Awg Bifiar wound
L1 Coilcraft Z7156. 15 µ F @ 5.0A
1.2,L3 Coilcraft Z7157, 25 <sub>p.</sub> F @ 1.0A

TEST	CONDITIONS	RESULTS
Line Regulation 5.0V	Vin=95 to 135 Vac, Io=3.0A	20mV 0.40%
Line Regulation ± 12V	Vin=95 to 135 Vac, Io=± 0.75A	52mV 0.26%
Line Regulation 5.0V	Vin=115 Vac, Io=1.0 to 4.0A	476mV 9.5%
Line Regulation ± 12V	Vin=115 Vac, Io=± 0.4 to ± 0.9A	300mV 2.5%
Line Regulation 5.0V	Vin=115 Vac, Io=3.0A	45 mVp-p P.A.R.D.
Line Regulation ± 12V	Vin=115 Vac, Io=± 0.75A	75 mV p-p P.A.R.D.
Efficiency	Vin=115 Vac, Io 5.0V=3.0A Io ± 12=± 0.75A	74%



#### PIN FUNCTION DESCRIPTION

Pin	Pin No. Function Descript		Description
8-Pin	14-Pin		
1	1	Compensation	This pin is the Error Amplifier output and is made available for loop compensation
2	3	Voltage Feedback	This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.
3	5	Current Sense	A voltage proportional to inductor current is connected to this input.  The PWM uses this information to terminate the output switch conduction.
4	7	R <sub>T</sub> /C <sub>T</sub>	The Oscillator Frequency and maximum Output duty are programmed by connecting resistor $R_T$ to Vref and capacitor $C_T$ to ground operation to 500kHz is possible.
5	-	Gnd	This pin is the combined control circuitry and power ground (8-pin package only).
6	10	Output -	This output directly drives the gate of a power MOSFET.Peak current up to 1.0A are source and sunk by this pin.
7	12	Vcc	This pin is the positive supply of the control IC.
8	14	Vref	This pin is the reference output . It provides charging current for capacitor $C_T$ through resistor $R_T$ .
•	. 8	Power Ground	This pin is a separate power ground return(14-pin package only that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.
-	11	Vc	The output high state $(V_{OH})$ is set by the voltage applied to this pin (14-pin package only). With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.
	9	Gnd	This pin is the control circuitry ground return (14-pin package only) and is connected back to the power source ground.
•	2,4,6,13	NC	No connection (14-pin package only). These pins are not internally connected.

#### OPERATING DESCRIPTION

The UC3842A series is high performance, fixed frequency, current mode controllers, They are specifically designed for Off-Line and DC-to-DC converter applications offering the designer a cost effective solution with minimal external components. A representative block diagram is shown in Figure 17.

#### Oscillator

The oscillator frequency is programmed by the values selected for the timing components  $R_T$  and  $C_T$ . Capacitor C<sub>T</sub> is charged from the 5.0V reference through resistor R<sub>T</sub> to approximately 2.8V and discharge to 1.2V by an internal current sink During the discharge of C<sub>T</sub>, the oscillator generates an internal blanking pulse that holds the center input of the NOR gate high. This causes the Output to be in a low state, thus producing a controlled amount of output deadtime. Figure 1 shows R<sub>T</sub> versus Oscillator Frequency and Figure 2, Output Deadtime versus Frequency, both for given values of  $C_T$ . Note that many values of  $R_T$  and  $C_T$ will give the same oscillator frequency but only onne combination will yield a specific output deadtime at a given frequency. The oscillator thresholds are temperature compensated, and the discharge current is trimmed and guaranteed to within ± 10% at T<sub>J</sub> =25°C. These internal circuit refinements minimum variations of oscillator frequency and maximum output duty cycle. The results are shown in Figure 3 and 4.

In many noise sensitive applications it may be desirable to frequency-lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure 20. For reliable locking. The free-running oscillator frequency should be set about 10% less than the clock frequency. A method for multi unit synchronization is shown in Figure 21. By tailoring the clock waveform, accurate Output duty cycle clamping can be achieved.

#### Error Amplifier

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical DC voltage gain of 90dB, and a unity gain bandwidth of 1.0MHz with 57 degrees of phase margin (Figure 7). The non-inverting input is internally biased at 2.5V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is -2.0  $\mu$  A which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp Output (Pin 1) is provided for external loop compensation (Figure 31). The output voltage is offset by two diode drops ( $\simeq 1.4 \text{V}$ ) and divided by three before it connects to the inverting input of the Current Sense Comparator. This guarantees that no drive pulses appear at the Output(Pin 6) when Pin 1 is at its lowest state ( $V_{\text{OL}}$ )

This occurs when the power supply is operating and the load is removed, or at the beginning of a soft-start interval (Figure 23,24). The Error Amp minimum feedback resistance is limited by the amplifier's source current (0.5mA) and the required output voltage (V<sub>OH</sub>) to reach the comparator's 1.0V clamp level:

$$R_{\text{(DMN)}} \simeq \frac{3.0(1.0\text{V})+1.4\text{V}}{0.5\text{mA}} = 8800 \Omega$$

#### Current Sense Comparator and PWM Latch

The UC3842A operate as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin 1). Thus the error signal controls the peak inductor current on a cycle-by-cycle basis. The Current Sense Comparator PWM Latch configuration used ensures that only a single appears at the Output during any given oscillator cycle. The inductor current is converted to a voltageby inserting the ground referenced sense resistor Rs in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared to a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at pin 1 where:

$$I_{PK} = \frac{V(Pin 1) - 1.4V}{3R_s}$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost, Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0V. Therefore the maximum peak switch current is:

$$I_{PK \text{ (MAX)}} = \frac{1.0V}{R_s}$$

When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of  $R_{\rm S}$  to a reasonable level. A simple method to adjust this voltage is shown in Figure 22. The two external diodes are used to compensate the internal diodes yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the  $I_{\rm PK}$  (max) clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability: refer to Figure 26.