HM538253B Series HM538254B Series

262,144-word × 8-bit Multiport CMOS Video RAM

HITACHI

Description

The HM538253B/HM538254B is a 2-Mbit multiport video RAM equipped with a 256-kword × 8-bit dynamic RAM and a 512-word × 8-bit SAM (full-sized SAM). Its RAM and SAM operate independently and asynchronously. The HM538253B/HM538254B is upwardly compatible with the HM534253B/HM538123B except that the pseudo-write-transfer cycle is replaced with masked-write-transfer cycle, which has been approved by JEDEC. Furthermore, several new features have been added to the HM538253B/HM538254B which do not conflict with the conventional features. The stopping column feature realizes allows greater flexibility for split SAM register lengths. Persistent mask is also installed according to the TMS34020 features. The HM538254B has Hyper page mode which enables fast page cycle.

Features

- Multiport organization: RAM and SAM can operate asynchronously and simultaneously:
 - RAM: 256-kword \times 8-bit
 - SAM: 512-word × 8-bit
- Access time

 - SAM: 20 ns/23 ns/25 ns max
- Cycle time

 - SAM: 25 ns/28 ns/30 ns min
- Low power
 - Active RAM: 605 mW/550 mW/495 mW
 - SAM: 358 mW/330 mW/303 mW
 - Standby 38.5 mW max
- Masked-write-transfer cycle capability
- Stopping column feature capability
- Persistent mask capability

- Fast page mode capability (HM538253B)
 - Cycle time: 45 ns/50 ns/55 ns
 - Power RAM: 605 mW/578 mW/550 mW
- Hyper page mode capability (HM538254B)
 - Cycle time: 35 ns/40 ns/45 ns
 - Power RAM: 715 mW/660 mW/605 mW
- Mask write mode capability
- Bidirectional data transfer cycle between RAM and SAM capability
- Split transfer cycle capability
- Block write mode capability
- Flash write mode capability
- 3 variations of refresh (8 ms/512 cycles)
 - \overline{RAS} -only refresh
 - $-\overline{CAS}$ -before- \overline{RAS} refresh
 - Hidden refresh
- TTL compatible

Ordering Information

Туре No.	Access Time	Package
HM538253BJ-7 HM538253BJ-8 HM538253BJ-10	70 ns 80 ns 100 ns	400-mil, 40-pin plastic SOJ (CP-40D)
HM538254BJ-7 HM538254BJ-8 HM538254BJ-10	70 ns 80 ns 100 ns	
HM538253BTT-7 HM538253BTT-8 HM538253BTT-10	70 ns 80 ns 100 ns	44-pin thin small outline package (TTP-44/40DA)
HM538254BTT-7 HM538254BTT-8 HM538254BTT-10	70 ns 80 ns 100 ns	

Pin Arrangement

HM538253F HM538254F	3J Series 3J Series	HM538253B HM538254B	BTT Series BTT Series	
$\begin{array}{c c} V_{CC} & \hline 1 \\ SC & 2 \\ SI/O0 & 3 \\ SI/O1 & 4 \\ SI/O2 & 5 \\ SI/O3 & 6 \\ DT/OE & 7 \\ I/O0 & 8 \\ I/O1 & 9 \\ I/O2 & 10 \\ I/O3 & 11 \\ V_{SS} & 12 \\ WE & 13 \\ RAS & 14 \\ A8 & 15 \\ A7 & 16 \\ A6 & 17 \\ A5 & 18 \\ A4 & 19 \\ V_{CC} & 20 \\ \end{array}$	40 V _{SS} 39 SI/O7 38 SI/O6 37 SI/O5 36 SI/O4 35 SE 34 //O7 33 //O6 32 //O5 31 //O6 32 //O5 31 //O6 32 //O5 31 //O6 32 //O5 31 //O4 30 V _{SS} 29 DSF1 28 NC 27 CAS 26 QSF 25 A0 24 A1 23 A2 22 A3 21 V _{SS} iew)	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
	,	(Тор v	iew)	

Pin Description

Pin Name	Function
A0-A8	Address inputs
I/O0-I/O7	RAM port data inputs/outputs
SI/O0-SI/O7	SAM port data inputs/outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/output enable
SC	Serial clock
SE	SAM port enable
DSF1	Special function input flag
QSF	Special function output flag
V _{cc}	Power supply
V _{ss}	Ground
NL	No lead
NC	No connection

Block Diagram



Pin Functions

RAS (input pin): \overline{RAS} is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of \overline{RAS} . The input level of these signals determines the operation cycle of the HM538253B/HM538254B.

 \overline{CAS} (input **pin**): Column address and DSF1 signals are fetched into the chip at the falling edge of \overline{CAS} , which determines the operation mode of the HM538253B/HM538254B.

A0–A8 (input pins): Row address (AX0–AX8) is determined by A0–A8 level at the falling edge of \overline{RAS} . Column address (AY0–AY8) is determined by A0–A8 level at the falling edge of \overline{CAS} . In transfer cycles, row address is the address on the word line which transfers data with the SAM data register, and column address is the SAM start address after transfer.

 $\overline{\text{WE}}$: The $\overline{\text{WE}}$ pin has two functions at the falling edge of $\overline{\text{RAS}}$ and after. When $\overline{\text{WE}}$ is low at the falling edge of $\overline{\text{RAS}}$, the HM538253B/ HM538254B turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ($\overline{\text{WE}}$ level at the falling edge of $\overline{\text{RAS}}$ is don't care in read cycle.) When $\overline{\text{WE}}$ is high at the falling edge of $\overline{\text{RAS}}$, a no mask write cycle is executed. After that, $\overline{\text{WE}}$ switches to read/write cycles. In a transfer cycle, the direction of transfer is determined by $\overline{\text{WE}}$ level at the falling edge of $\overline{\text{RAS}}$. When $\overline{\text{WE}}$ is low, data is transferred from SAM to RAM (data is written into RAM), and when $\overline{\text{WE}}$ is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0–I/O7 (input/output pins): I/O pins function as mask data at the falling edge of \overline{RAS} (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins is masked and internal data is retained. After that, they function as input/output pins as those of a standard DRAM. In block write cycle, the data functions as column mask data at the falling edges of \overline{CAS} and \overline{WE} .

 $\overline{\text{DT}}/\overline{\text{OE}}$ (input pin): The $\overline{\text{DT}}/\overline{\text{OE}}$ pin functions as a $\overline{\text{DT}}$ (data transfer) pin at the falling edge of $\overline{\text{RAS}}$ and as an $\overline{\text{OE}}$ (output enable) pin after that. When $\overline{\text{DT}}$ is low at the falling edge of $\overline{\text{RAS}}$, this cycle becomes a transfer cycle. When $\overline{\text{DT}}$ is high at the falling edge of $\overline{\text{RAS}}$, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

 \overline{SE} (input pin): \overline{SE} pin activates SAM. When \overline{SE} is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. \overline{SE} can be used as a mask for serial write because the internal pointer is incremented at the rising edge of SC.

SI/O0–SI/O7 (input/output pins): SI/Os are SAM input/output pins. I/O direction is determined by the previous transfer cycle. If it was a read transfer cycle, SI/O outputs data. If it was a masked write transfer cycle, SI/O inputs data.

DSF1 (input pin): DSF1 is a special function data input flag pin. It is set to high at the falling edge of \overline{RAS} when new functions such as color register and mask register read/write, split transfer, and flash write, are used.

DSF2 (input pin): DSF2 is also a special function data input flag pin. This pin is fixed to low level in all operations of the HM538253B/HM538254B.

QSF (output pin): QSF outputs data of address A8 in SAM. QSF is switched from low to high by accessing address 255 in SAM, and from high to low by accessing address 511 in SAM.

	RAS					CAS		Address		I/On Input	
Mnemonic Code	CAS	DT/OE	WE	DSF1	DSF2	DSF1	DSF2	RAS	CAS	RAS	CAS/WE
CBRS	0	_	0	1	0		0	Stop	_	_	_
CBRR	0	_	1	0	0		0			_	_
CBRN	0	—	1	1	0	—	0	_		—	_
MWT	1	0	0	0	0		0	Row	TAP	WM	—
MSWT	1	0	0	1	0		0	Row	TAP	WM	—
RT	1	0	1	0	0		0	Row	TAP	_	—
SRT	1	0	1	1	0		0	Row	TAP	_	—
RWM	1	1	0	0	0	0	0	Row	Column	WM	Input data
BWM	1	1	0	0	0	1	0	Row	Column	WM	Column Mask
RW (No)	1	1	1	0	0	0	0	Row	Column	—	Input Data
BW (No)	1	1	1	0	0	1	0	Row	Column		Column Mask
FWM	1	1	0	1	0		0	Row	_	WM	_
LMR and Old Mask Set	1	1	1	1	0	0	0	(Row)	_	_	Mask Data
LCR	1	1	1	1	0	1	0	(Row)		—	Color
Option	0	0	0	0	0	_	0	Mode	—	Data	_

Table 1Operation Cycles of the HM538253B/HM538254B

Table 1 Operation Cycles of the HM538253B/HM538254B (cont)

Dogistor

			Register			
Mnemonic Code	Write Mask	Pers W.M.	WM	Color	No. Of Bndry	Function
CBRS	_	_	_	_	Set	CBR refresh with stop register set
CBRR		Reset	Reset	_	Reset	CBR refresh with register reset
CBRN	—		—	—	—	CBR refresh (no reset)
MWT	Yes	No Yes	Load/use Use	_	_	Masked write transfer (new/old mask)
MSWT	Yes	No Yes	Load/use Use	—	Use	Masked split write transfer (new/old mask)
RT	—	—	—	—	—	Read transfer
SRT	—	_	—	—	Use	Split read transfer
RWM	Yes	No Yes	Load/use Use	—	—	Read/write (new/old mask)
BWM	Yes	No Yes	Load/use Use		—	Block write (new/old mask)
RW (no)	No	No	—	—	—	Read/write (no mask)
BW (no)	No	No	—	Use	—	Block write (no mask)
FWM	Yes	No Yes	Load/use Use	Use	_	Masked flash write (new/old mask)
LMR and Old Mask Set	_	Set	Load	_	_	Load mask register and old mask set
LCR	_	_	_	Load	_	Load color resister set
Option	_		_	_	_	

Notes: 1. With CBRS, all SAM operations use stop register.

2. After LMR, RWM, BWM, FWM, MWT, and MSWT, use old mask which can be reset by CBRR

3. DSF2 is fixed low in all operation (for the addition of operation modes in future).

Operation of HM538253B/HM538254B

RAM Port Operation

RAM Read Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF1 low at the falling edge of \overline{RAS} , DSF1 low at the falling edge of \overline{CAS} : Mnemonic Code; R) Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM operation. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data outputs through the I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable fast page mode/hyper page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) $(\overline{DT}/\overline{OE} \text{ high}, \overline{CAS} \text{ high and DSF1}$ are low at the falling edge of \overline{RAS} , and DSF1 is low at the falling edge of \overline{CAS}): Mnemonic Code; W

No Mask Write Cycle (\overline{WE} high at the falling edge of \overline{RAS}): When \overline{CAS} is set low and \overline{WE} is set low after \overline{RAS} low, a write cycle is executed. If \overline{WE} is set low before the \overline{CAS} falling edge, this cycle becomes an early write cycle and all I/O become in high impedance. If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high. If \overline{WE} is set low after t_{CWD} (min) and t_{AWD} (min) after the \overline{CAS} falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving \overline{OE} high.

Mask Write Mode (\overline{WE} low at the falling edge of \overline{RAS}): If \overline{WE} is set low at the falling edge of \overline{RAS} , two modes of mask write cycle are possible.

In new mask mode, mask data is loaded from I/O pin and used. Whether or not an I/O is written depends on I/O level at the falling edge of \overline{RAS} . The data is written in high level I/Os, and the data is masked and retained in low level I/Os. This mask data is effective during the \overline{RAS} cycle. So, in page mode cycles the mask data is retained during the page access.

If a load mask register cycle (LMR) has been performed, Mask write cycle (RAM write cycle, flash write cycle, block write cycle, masked write transfer cycle and masked sprit write transfer cycle) becomes all persistent mask mode. The mask data is not loaded from I/O pins and the mask data stored in mask registers persistently are used. This operation known as persistent write mask is reset by CBRR cycle, and become a new mask.

Fast Page Mode Cycle (HM538253B) ($\overline{\text{DT}}/\overline{\text{OE}}$ high, $\overline{\text{CAS}}$ high and DSF1 low at the falling edge of $\overline{\text{RAS}}$): Fast page mode cycle reads/writes the data of the same row address at high speed by toggling $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (t_{AA}), $\overline{\text{RAS}}$ to column address delay time (t_{RAD}), and access time from $\overline{\text{CAS}}$ precharge (t_{ACP}) are added. In one $\overline{\text{RAS}}$ cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 µs).

Hyper Page Mode Cycle (HM538254B) ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF1 low at the falling edge of \overline{RAS}): Hyper page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one forth of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} precharge (t_{ACP}) are added. column address is latched by \overline{CAS} low edge triger, access time from \overline{CAS} is determined by t_{CAC} (t_{AA} from column address, t_{ACP} from \overline{CAS} high edge). Dout data is held during \overline{CAS} high and is sustained until next Dout. Data output enable/disable is controlled by $\overline{DT}/\overline{OE}$ and when both \overline{RAS} and \overline{CAS} become high, Data output become High-Z. In one \overline{RAS} cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 µs).

Color Register Set/Read Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high, \overline{WE} high and DSF1 high at the falling edge of \overline{RAS} : Mnemonic Code; LCR) In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Since color register set cycle is the

same as the usual read and write cycle, so read, early write, and delayed write cycle can be executed. In this cycle, the HM538253B/HM538254B refreshes the row address fetched at the falling edge of \overline{RAS} .

Mask Register Set/Read Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high, \overline{WE} high, and DSF1 low at the falling edge of \overline{RAS} : Mnemonic Code; LMR) In this cycle, mask data is set to the internal mask register persistently used in mask write cycle, block write cycle, flash write cycle, masked write transfer, and masked split write transfer. 8 bits of internal mask register are provided at each I/O. This mask register is composed of static circuits. So once it is reset by CBRR cycle, it retains the data until reset or reselect. Once LMR is set, mask write cycle data is written by persistent mask data. Since mask register set cycle is just the same as the usual read and write cycle, so read, early write, and delayed write cycle can be executed.

Flash Write Cycle (\overline{CAS} high, $\overline{D} \overline{T}/\overline{OE}$ high, \overline{WE} low, and DSF1 high at the falling edge of \overline{RAS} : Mnemonic; FW) In a flash write cycle, a row of data (512 word × 8 bit) is cleared to 0 or 1 at each I/O according to the data in the color register mentioned before. It is also necessary to mask I/O in this cycle. When \overline{CAS} and $\overline{DT}/\overline{OE}$ is set high, \overline{WE} is low, and DSF1 is high at the falling edge of \overline{RAS} , this cycle starts. Then, the row address to clear is given to row address. Mask data is the same as that of a RAM write cycle. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time. (See figure 1.)

Block Write Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high and DSF1 low at the falling edge of \overline{RAS} , DSF1 high and \overline{WE} low at the falling edge of \overline{CAS} : Mnemonic; BW) In a block write cycle, 4 columns of data (4 column × 8 bit) are cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The mask data on I/Os and the mask data on column address can be determined independently. I/O level at the falling edge of \overline{CAS} determines the address to be cleared. (See figure 2.) The block write cycle is as the same as the usual write cycle, so early and delayed write, read-modify-write, and page mode write cycle can be executed.

No Mask Mode Block Write Cycle (\overline{WE} high at the falling edge of \overline{RAS}): The data on 8 I/Os are all cleared when \overline{WE} is high at the falling edge of \overline{RAS} .

Mask Block Write Cycle (\overline{WE} low at the falling edge of \overline{RAS}): When \overline{WE} is low at the falling edge of \overline{RAS} , the HM538253B/HM538254B starts mask block write cycle to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. In new mask mode, the mask data is available in the \overline{RAS} cycle. In persistent mask mode, I/O don't care about mask mode.



Figure 1 Use of Flash Write



Figure 2 Use of Block Write

Transfer Operation

The HM538253B/HM538254B provides the read transfer cycle, split read transfer cycle, masked write transfer cycle and masked split write transfer cycle as data transfer cycles. These transfer cycles are set by driving \overline{CAS} high and $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} . They have following functions:

- Transfer data between row address and SAM data register
 - Read transfer cycle and split read transfer cycle: RAM to SAM
 - Masked write transfer cycle and masked split write transfer cycle: SAM to RAM
- Determine SI/O state (except for split read transfer and masked split write transfer cycle)
 - Read transfer cycle: SI/O output
 - Masked write transfer cycle: SI/O input

- Determine first SAM address to access after transferring at column address (SAM start address).
 - SAM start address must be determined by read transfer cycle or masked write transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.
- Use the stopping columns (boundaries) in the serial shift register. If the stopping columns have been set, split transfer cycles use the stopping columns, but any boundaries cannot be set as the start address.
- Load/use mask data in masked write transfer cycle and masked split write transfer cycle.

Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF1 low at the falling edge of \overline{RAS}): Mnemonic; RT

This cycle becomes read transfer cycle by driving $\overline{\text{DT}/\text{OE}}$ low, $\overline{\text{WE}}$ high and DSF1 low at the falling edge of $\overline{\text{RAS}}$. The row address data (512 × 8 bits) determined by this cycle is transferred to SAM data register synchronously at the rising edge of $\overline{\text{DT}/\text{OE}}$. After the rising edge of $\overline{\text{DT}/\text{OE}}$, the new address data outputs from SAM start address determined by column address. In read transfer cycle, $\overline{\text{DT}/\text{OE}}$ must rise to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) specified between the last SAM access before transfer and $\overline{DT}/\overline{OE}$ rising edge and t_{SDH} (min) specified between the first SAM access and $\overline{DT}/\overline{OE}$ rising edge must be satisfied. (See figure 3.)



Figure 3 Real Time Read Transfer

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{szs} (min) of the first SAM access to avoid data contention.

Masked Write Transfer cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and DSF1 low at the falling edge of \overline{RAS}): Masked write transfer cycle can transfer only selected I/O data in a row of data input by serial write cycle to

RAM. Whether I/O data is transferred or not depends on the corresponding I/O level (mask data) at the falling edge of \overline{RAS} . This mask transfer operation is the same as a mask write operation in RAM cycles, so the persistent mode can be supported.

The row address of data transferred into RAM is determined by the address at the falling edge of \overline{RAS} . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. SAM access is inhibited during \overline{RAS} low. In this period, SC must not be risen.

Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8). Figure 4 shows the example of row bit data transfer. In case AX8 is 0, data cannot be transferred RAM address within the range of 100000000 to 111111111. Same as the case of AX8 = 1.



Figure 4 Example of Row Bit Data Transfer

Split Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF1 high at the falling edge of \overline{RAS}): To execute a continuous serial read by real-time read transfer, the HM538253B/HM538254B must satisfy SC and $\overline{DT}/\overline{OE}$ timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation.

The HM538253B/HM538254B supports two types of split register operation. One is the normal split register operation to split the data register into two halves. The other is the boundary split register operation using stopping columns described later.

Figure 5 shows the block diagram for the normal split register operation. SAMdata register (DR) consists of 2 split buffers, whose organizations are 256-word \times 8-bit each. Suppose that data is read from upper data register DR1. (The row address AX8 is 0 and SAM address A8 is 1.) When split read transfer is executed setting row address AX8 to 0 and SAM start addresses A0 to A7, 256-word \times 8-bit data is transferred from RAM to the lower data register DR0 (SAM address A8 is 0) automatically. After data is read from data register DR1, data read begins from SAM start addresses of data register DR0. If the next split read transfer is n't executed while data is read from data register DR0, data read begins from SAM start address 0 of DR1

after data is read from data register DR0. If split read transfer is executed setting row address AX8 to 1 and SAM start addresses A0 to A7 while data is read from data register DR1, 256-word \times 8-bit data is transferred to data register DR2. After data is read from data register DR1, data read begins from the SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data read begins from SAM start address 0 of data register DR1 after data is read from data register DR2. In split read transfer, the SAM start address A8 is automatically set in the data register, which isn't used.

The data on SAM address A8, which will be accessed next, outputs to QSF. QSF is switched from low to high by accessing SAM last address 255 and from high to low by accessing address 511.



Figure 5 Split Transfer Block Diagram

Split read transfer cycle is set when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ is low, \overline{WE} is high and DSF1 is high at the falling edge of \overline{RAS} . The cycle can be executed asyncronously with SC. However, HM538253B/HM538254B must be satisfied t_{STS} (min) timing specified between SC rising (boundary address) and \overline{RAS} falling. In split transfer cycle, the HM538253B/HM538254B must satisfy t_{RST} (min), t_{CST} (min) and t_{AST}(min) timings specified between \overline{RAS} or \overline{CAS} falling and column address. (See figure 6.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is masked write transfer cycle or masked split write transfer cycle.

Masked Split Write Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low and DSF1 high at the falling edge of \overline{RAS}): A continuous serial write cannot be executed because accessing SAM is inhibited during \overline{RAS} low in write transfer. Masked split write transfer cycle makes it possible. In this cycle, t_{STS} (min), t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, masked write transfer cycle should be executed to

switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by masked split write transfer cycle. However masked write transfer cycle must be executed before masked split write transfer cycle. And in this masked split write transfer cycle, the MSB of row address (AX8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle. In this cycle, the boundary split register operation using stopping columns is possible as with split read transfer cycle.



Figure 6 Split Transfer Limitation

Table 2Stopping Column Boundary Table

		Stop Address								
Boundary Code	Column Size	A2	A3	A4	A5	A6	A7			
B2	4	0	×	×	×	×	×			
B3	8	1	0	×	×	×	×			
B4	16	1	1	0	×	×	×			
B5	32	1	1	1	0	×	×			
B6	64	1	1	1	1	0	×			
B7	128	1	1	1	1	1	0			
B8	256	1	1	1	1	1	1			
	4									

Notes: 1. A0, A1, and A8: H or L

2. ×: H or L

Stopping Column in Split Transfer Cycle: The HM538253B/HM538254B has the boundary split register operation using stopping columns. If a CBRS cycle has been performed, split transfer cycle performs the boundary operation. Figure 7 shows an example of boundary split register. (Boundary code is B7.)

First a read data transfer cycle is executed, and SAM start addresses A0 to A8 are set. The RAM data is transferred to the SAM, and SAM serial read starts from the start address (Y1) on the lower SAM. After that, a split read transfer cycle is executed, and the next start address (Y2) is set. The RAM data is transferred to the upper SAM. When the serial read arrive at the first boundary after the split read transfer cycle, the next read jumps to the start address (Y2) on the upper SAM (jump 1) and continues. Then the second split read transfer cycle is executed, and another start address (Y3) is set. The RAM data is transferred to the lower SAM. When the serial read arrive at the other boundary again, the next read jumps to the start address (Y3) on the lower SAM. In stopping column, split transfer is needed for jump operation between lower SAM and upper SAM.

Stopping Column Set Cycle (CBRS): Start a stopping column set cycle by driving \overline{CAS} low, \overline{WE} low, and DSF1 high at the falling edge of \overline{RAS} . Stopping column data (boundaries) are latched from address inputs on the falling edge of \overline{RAS} . To determine the boundary, A2 to A7 can be used, and A0, A1, and A8 don't care. In the HM538253B/HM538254B, 7 types of boundary (B2 to B8) can be set including the default case. (See stopping column boundary table.) If A2 to A6 are set high and A7 is set low, the boundaries (B7) are selected. Figure 6 shows the example. Once a CBRS is executed, next sprit transfer cycle data become stopping columm data. Stopping columm is reset by CBBR.



Figure 7 Example of Boundary Split Register

Register Reset Cycle (CBRR): Start a register reset cycle (CBRR) by driving \overline{CAS} low, \overline{WE} high, and DSF1 low at the falling edge of \overline{RAS} . A CBRR can reset the persistent mask operation and stopping column operation, so the HM538253B/HM538254B becomes the new mask operation and boundary code B8. When a CBRR is executed for stopping column operation reset and split transfer operation, it needs to satisfy t_{STS} (min) and t_{RST} (min) between \overline{RAS} falling and SC rising.

No Reset CBR cycle (CBRN): This cycle becomes no reset CBR cycle (CBRN) by driving \overline{CAS} low, \overline{WE} high and DSF1 high at the falling edge of \overline{RAS} . The CBRN can only execute the refresh operation.

SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is a read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When \overline{SE} is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

Serial Write Cycle

If the previous data transfer cycle is a masked write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into the data register at the SC rising edge like in the serial read cycle. If \overline{SE} is high, SI/O data isn't fetched into the data register. The internal pointer is incremented by the SC rising, so \overline{SE} high can be used as mask data for SAM. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh cycles to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) $\overline{\text{RAS}}$ -only refresh cycle, (2) $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (CBRN, CBRS, and CBRR) refresh cycle, and (3) Hidden refresh cycle. The cycles which activate $\overline{\text{RAS}}$, such as read/write cycles or transfer cycles, can also refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

RAS-Only Refresh Cycle: \overline{RAS} -only refresh cycle is executed by activating only the \overline{RAS} cycle with \overline{CAS} fixed high after inputting the row address (refresh address) from external circuits. To distinguish this cycle from a data transfer cycle, $\overline{DT}/\overline{OE}$ must be high at the falling edge of \overline{RAS} .

CBR Refresh Cycle: CBR refresh cycle (CBRN, CBRS and CBRR) are set by activating \overline{CAS} before \overline{RAS} . In this cycle, the refresh address need not be input through external circuits because it is input through an internal refresh counter. In this cycle, output is high impedance and power dissipation is low because \overline{CAS} circuits are not operating.

Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating \overline{RAS} when $\overline{DT}/\overline{OE}$ and \overline{CAS} keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift resister and selector), organized as fully static circuitry, require no refresh.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{\mbox{\scriptsize SS}}$	V _T	-1.0 to +7.0	V
Supply voltage relative to V_{ss}	V _{cc}	-0.5 to +7.0	V
Short circuit output current	lout	50	mA
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	–55 to +125	°C

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V _{cc}	4.5	5.0	5.5	V	1
Input high voltage	V _{IH}	2.4	—	6.5	V	1
Input low voltage	V _{IL}	-0.5*2	_	0.8	V	1

Notes: 1. All voltage referred to V_{ss}

2 -3.0 V for pulse width ≤ 10 ns.

DC Characteristics (Ta = 0 to +70°C, $V_{cc} = 5 V \pm 10\%$, $V_{ss} = 0 V$)

		HM538253B/HM538254B								
		-7		-8		-10		_		
Parameter	Symbol	Min	Мах	Min	Мах	Min	Max	Unit	Test Conditions	
Operating current	I _{CC1}	_	110	_	100	_	90	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{\text{RC}} = \min$	$\begin{array}{l} SC = V_{IL}, \ \overline{SE} = \\ V_{IH} \end{array}$
	I _{CC7}	—	165	—	150	—	140	mA		$\overline{SE} = V_{IL},$ SC cycling $t_{scc} = min$
Block write current	I _{CC1BW}	—	115	—	105	—	90	mA	$\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = min$	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I _{CC7BW}	_	170	_	155	_	140	mA		$\overline{SE} = V_{IL},$ SC cycling $t_{scc} = min$
Standby current	I _{CC2}	_	7	_	7	_	7	mA	$\overline{RAS}, \overline{CAS} = V_{IH}$	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I _{CC8}	_	65	_	60	—	55	mA		$\overline{SE} = V_{IL},$ SC cycling $t_{SCC} = min$
RAS-only refresh current	I _{CC3}	_	110	_	100	_	90	mA	$ \frac{\overline{RAS}}{\overline{CAS}} cycling V_{IH} t_{RC} = min $	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I _{CC9}	_	165	_	150	_	135	mA		$\overline{SE} = V_{IL},$ SC cycling $t_{SCC} = min$
Fast page mode current (HM538253B) ⁻³	I _{CC4}	_	110	_	105	_	100	mA	$ \overline{\frac{CAS}{RAS}} \text{ cycling} \\ \overline{RAS} = V_{IL} \\ t_{PC} = min $	$\begin{array}{l} SC = V_{IL}, \ \overline{SE} = \\ V_{IH} \end{array}$
	I _{CC10}	_	160	_	155	—	150	mA		$\overline{SE} = V_{IL},$ SC cycling $t_{SCC} = min$
Fast page mode block write current "3	I _{CC4BW}	_	130	_	125	_	120	mA		$SC = V_{IL}, \overline{SE} = V_{IH}$
	I _{CC10BW}	_	185	_	175	_	165	mA		$\overline{SE} = V_{IL},$ SC cycling $t_{scc} = min$

DC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$) (cont)

		HM538253B/HM538254B								
		-7		-8		-10				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	
Hyper page mode current (HM538254B) ^{*3}	I _{CC4}		130		120		110	mA	$\frac{\overline{CAS}}{\overline{RAS}} = V_{IL}$ $t_{PC} = min$	$\begin{array}{l} SC = V_{IL}, \ \overline{SE} = \\ V_{IH} \end{array}$
	I _{CC10}	_	185	_	170	—	160	mA		$\overline{SE} = V_{IL},$ SC cycling $t_{SCC} = min$
Hyper page mode block write current ^{*3}	I _{CC4BW}		155		140		130	mA mA		$\begin{array}{l} SC = V_{IL}, \ \overline{SE} = \\ V_{IH} \end{array}$
	I _{CC10BW}	_	210	_	190	—	175	175		$\overline{SE} = V_{IL},$ SC cycling $t_{SCC} = min$
CAS-before-RAS refresh current	I _{CC5}	—	85	—	75	—	65	mA	\overline{RAS} cycling $t_{RC} = min$	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I _{CC11}	—	140	—	130	—	120	mA		$\overline{SE} = V_{IL},$ SC cycling $t_{scc} = min$
Data transfer current	I _{CC6}	—	130	—	115	—	100	mA	$\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = min$	$\begin{array}{l} SC = V_{IL}, \ \overline{SE} = \\ V_{IH} \end{array}$
	I _{CC12}	_	180	_	165	—	145	mA		$\overline{SE} = V_{IL},$ SC cycling $t_{SCC} = min$
Input leakage current	l _u	-10	10	-10	10	-10	10	μA		
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	μA		
Output high voltage	V _{OH}	2.4	_	2.4	_	2.4	_	V	I _{OH} = -1 mA	
Output low voltage	V _{OL}	_	0.4	_	0.4	_	0.4	V	I _{oL} = 2.1 mA	

Notes: 1. I_{cc} depends on output load condition when the device is selected. I_{cc} max is specified at the output open condition.

2. Address can be changed once while \overline{RAS} is low and \overline{CAS} is high.

3. Address can be changed once in 1 page cycle (t_{PC}).

Capacitance (Ta = 25°C, V_{cc} = 5 V ± 10%, f = 1 MHz, Bias: Clock, I/O = V_{cc} , Address = V_{ss})

Parameter	Symbol	Тур	Max	Unit	Note
Input capacitance (Address)	C _{I1}	_	5	pF	1
Input capacitance (Clocks)	C _{I2}	_	5	pF	1
Output capacitance (I/O, SI/O, QSF)	C _{I/O}	_	7	pF	1

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$)^{*1, *16}

Test Conditions

•

- Input rise and fall time: 5 ns
- Input pulse levels: V_{ss} to 3.0 V
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.8 V, 2.0 V
 - Output load: RAM 1 TTL + C_L (50 pF) SAM, QSF 1 TTL + C_L (30 pF) (Including scope and jig)

Common Parameter

		HM5		_					
		-7		-8		-10		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	130		150	—	180	—	ns	
RAS precharge time	t _{RP}	50	—	60	—	70	_	ns	
RAS pulse width	t _{RAS}	70	10000	80	10000	100	10000	ns	
CAS pulse width	t _{CAS}	20		20	—	25	—	ns	
Row address setup time	\mathbf{t}_{ASR}	0	_	0	—	0	—	ns	
Row address hold time	t _{RAH}	10	_	10	—	10	—	ns	
Column address setup time	t _{ASC}	0		0	_	0	_	ns	
Column address hold time	t _{can}	12	_	15	—	15	—	ns	
RAS to CAS delay time	t _{RCD}	20	50	20	60	20	75	ns	2
RAS hold time referred to CAS	t _{RSH}	20		20	—	25	—	ns	
CAS hold time referred to RAS	t _{csH}	70	_	80	—	100	—	ns	
CAS to RAS precharge time	t _{CRP}	10	_	10	—	10	—	ns	
Transition time (rise to fall)	t _T	3	50	3	50	3	50	ns	3
Refresh period	\mathbf{t}_{REF}	—	8	—	8	—	8	ms	
DT to RAS setup time	$t_{\rm DTS}$	0	_	0	—	0	—	ns	
DT to RAS hold time	t _{DTH}	10		10	—	10	—	ns	
DSF1 to RAS setup time	t _{FSR}	0		0	—	0	—	ns	
DSF1 to RAS hold time	t _{RFH}	10	_	10	—	10	—	ns	
DSF1 to CAS setup time	t_{FSC}	0	_	0	—	0	_	ns	
DSF1 to CAS hold time	t _{CFH}	12		15	—	15	—	ns	
Data-in to CAS delay time	t _{DZC}	0	—	0	_	0	—	ns	4
Data-in to OE delay time	t _{DZO}	0	—	0	_	0	_	ns	4
Output buffer turn-off delay referred to CAS	t _{OFF1}	—	15	—	20	—	20	ns	5
Output buffer turn-off delay referred to \overline{OE}	t _{OFF2}	—	15	—	20	—	20	ns	5

Read Cycle (RAM), Page Mode Read Cycle

		HM5	38253B/H						
		-7		-8		-10		•	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from RAS	t _{RAC}		70		80	_	100	ns	6, 7
Access time from CAS	t_{CAC}	—	20	—	20	—	25	ns	7, 8
Access time from \overline{OE}	t _{OAC}	—	20	—	20	—	25	ns	7
Address access time	t _{AA}	—	35	—	40	—	45	ns	7, 9
Read command setup time	t _{RCS}	0	_	0	—	0	—	ns	
Read command hold time	t _{RCH}	0	_	0	—	0	—	ns	10
Read command hold time referred to RAS	t _{RRH}	0	_	5	_	10	_	ns	10
RAS to column address delay time	t _{RAD}	15	35	15	40	15	55	ns	2
Column address to RAS lead time	t _{RAL}	35	_	40	—	45	_	ns	
Column address to CAS lead time	t _{CAL}	35	_	40	—	45	_	ns	
Page mode cycle time	t _{PC}	45	_	50	_	55	_	ns	
CAS precharge time	t _{CP}	7	_	10	—	10	_	ns	
Access time from CAS precharge	t _{ACP}	—	40	—	45	_	50	ns	
Page mode RAS pulse width	t _{RASP}	70	100000	80	100000	100	100000	ns	

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

		HM5	38253B/ŀ	IM538	3254B				
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	t _{wcs}	0	_	0		0	_	ns	11
Write command hold time	t _{wcH}	12	—	15	—	15	—	ns	
Write command pulse width	t _{wP}	12	_	15	_	15	_	ns	
Write command to RAS lead time	t _{RWL}	20	_	20	_	20	—	ns	
Write command to CAS lead time	t _{CWL}	20	_	20	_	20	—	ns	
Data-in setup time	t _{DS}	0	_	0	—	0	_	ns	12
Data-in hold time	t _{DH}	12	_	15		15	—	ns	12
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ setup time	t _{ws}	0	_	0	—	0	—	ns	
WE to RAS hold time	t _{wH}	10	_	10	—	10	_	ns	
Mask data to RAS setup time	t _{MS}	0	_	0		0	—	ns	
Mask data to \overline{RAS} hold time	t _{MH}	10	_	10	—	10	—	ns	
$\overline{\text{OE}}$ hold time referred to $\overline{\text{WE}}$	t _{oeh}	15	_	20	—	20	—	ns	
Page mode cycle time	t _{PC}	45	_	50		55	—	ns	
CAS precharge time	t _{CP}	7	_	10	—	10	—	ns	
CAS to data-in delay time	t _{CDD}	15	_	20	—	20	_	ns	13
Page mode RAS pulse width	t _{RASP}	70	100000	80	100000	100	100000	ns	

Read-Modify-Write Cycle

		HM5	38253B/I						
		-7		-8		-10		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t _{RWC}	180	_	200	_	230		ns	
RAS pulse width (read-modify-write cycle)	t _{RWS}	120	10000	130	10000	150	10000	ns	
CAS to WE delay time	t _{CWD}	40	—	45	—	50	—	ns	14
Column address to $\overline{\text{WE}}$ delay time	t _{AWD}	60	—	65	—	70	—	ns	14
OE to data-in delay time	t _{odd}	15		20	—	20		ns	12
Access time from RAS	t _{RAC}	—	70	—	80	—	100	ns	6, 7
Access time from CAS	t _{CAC}	—	20	—	20	_	25	ns	7, 8
Access time from OE	t _{OAC}	_	20	—	20		25	ns	7
Address access time	t _{AA}	—	35	—	40	—	45	ns	7, 9
RAS to column address delay time	t _{RAD}	15	35	15	40	15	55	ns	
Read command setup time	t _{RCS}	0		0	_	0		ns	
Write command to \overline{RAS} lead time	t _{RWL}	20		20	—	20		ns	
Write command to CAS lead time	t _{CWL}	20		20	_	20	_	ns	
Write command pulse width	t _{wP}	12		15	_	15		ns	
Data-in setup time	t _{DS}	0	_	0	_	0		ns	12
Data-in hold time	t _{DH}	12	_	15	_	15	_	ns	12
$\overline{\text{OE}}$ hold time referred to $\overline{\text{WE}}$	t _{oeh}	15		20	_	20		ns	

Refresh Cycle

		HM5	38253B/					
		-7	-7			-10		-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit Notes
CAS setup time (CAS-before-RAS refresh)	t _{CSR}	10	—	10	—	10	_	ns
CAS hold time (CAS-before-RAS refresh)	t _{CHR}	10	_	10	_	10	_	ns
RAS precharge to CAS hold time	t _{RPC}	10	_	10	_	10	_	ns

Flash Write Cycle, Block Write Cycle, and Register Read Cycle

		HM5	38253B/I						
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to data-in delay time	t_{CDD}	15	_	20	_	20	_	ns	13
OE to data-in delay time	t _{odd}	15	—	20	—	20	_	ns	13

CBR Refresh with Register Reset

		HM5	38253B/						
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Split transfer setup time	t _{sts}	20	_	20	_	25	_	ns	
Split transfer hold time referred to \overline{RAS}	t _{RST}	70	_	80	_	100	_	ns	

Hyper Page Mode Cycle (HM538254B)

		HM5	38254B		_				
		-7		-8		-10		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Column address to CAS lead time	\mathbf{t}_{CAL}	25	_	30	_	35	_	ns	
Hyper page mode cycle time	t _{PC}	35	—	40	—	45	_	ns	
Hyper page CAS precharge time	t _{CP}	5	—	10	—	10	—	ns	
Hyper page data out hold time	t _{DOH}	4	_	5	_	5	—	ns	
Data-out buffer turn-off time (\overline{RAS})	\mathbf{t}_{RHZ}	_	15	—	20	—	20	ns	5
Data-out buffer turn-off time (\overline{CAS})	t _{CHZ}		15	—	20	—	20	ns	5
RAS to data-in delay time	t _{RDD}	20	_	20	—	20	_	ns	13

Read Transfer Cycle

		HM5	_						
		-7		-8		-10		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DT hold time referred to RAS	t _{RDH}	60	10000	65	10000	80	10000	ns	
DT hold time referred to CAS	t _{CDH}	20		20	_	25	—	ns	
DT hold time referred to	t _{ADH}	25	—	30		30	—	ns	
DT precharge time	t _{DTP}	20	—	20		30	—	ns	
DT to RAS delay time	t _{DRD}	60	—	70	—	80	—	ns	
SC to RAS setup time	t _{srs}	15	—	20	—	30	—	ns	
1st SC to \overline{RAS} hold time	t _{srh}	70	_	80	_	100	_	ns	
1st SC to \overline{CAS} hold time	t _{sch}	25	—	25		25	_	ns	
1st SC to column address hold time	t _{sah}	40	—	45	—	50	—	ns	
Last SC to $\overline{\text{DT}}$ delay time	$t_{_{SDD}}$	5	_	5	_	5	_	ns	
1st SC to $\overline{\text{DT}}$ hold time	$t_{\rm SDH}$	10		13	—	15	—	ns	
DT to QSF delay time	t_{DQD}	—	30	—	35	—	35	ns	15
QSF hold time referred to $\overline{\text{DT}}$	t _{DQH}	5	_	5	_	5	_	ns	
Serial data-in to 1st SC delay time	t _{szs}	0	—	0		0	_	ns	
Serial clock cycle time	t _{scc}	25	—	28		30	_	ns	
SC pulse width	t _{sc}	5		10	_	10	_	ns	
SC precharge time	t _{scp}	10	_	10	_	10	_	ns	
SC access time	t _{sca}		20	_	23		25	ns	15
Serial data-out hold time	t _{son}	5		5	_	5	_	ns	
Serial data-in setup time	t _{sis}	0		0		0		ns	
Serial data-in hold time	t _{siH}	15		15	—	15	—	ns	
RAS to column address delay time	t _{RAD}	15	35	15	40	15	55	ns	
Column address to \overline{RAS} lead time	t _{RAL}	35		40		45		ns	
RAS to QSF delay time	t _{RQD}	—	70	—	75	—	85	ns	15
CAS to QSF delay time	t _{CQD}	_	35	_	35	_	35	ns	15
QSF hold time referred to RAS	t _{RQH}	20	_	20		25	_	ns	
QSF hold time referred to CAS	t _{CQH}	5		5	_	5	_	ns	

Masked Write Transfer Cycle

		HM5	38253B/						
		-7		-8		-10		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
SC setup time referred to \overline{RAS}	t _{srs}	15	_	20	_	30	_	ns	
RAS to SC delay time	t_{SRD}	20		25	—	25	—	ns	
Serial output buffer turn-off time referenced to RAS	t _{srz}	10	30	10	35	10	50	ns	
RAS to serial data-in delay time	t _{sid}	30	—	35	—	50	—	ns	
RAS to QSF delay time	t _{RQD}	—	70	—	75		85	ns	15
CAS to QSF delay time	t _{CQD}	—	35	—	35		35	ns	15
QSF hold time referred to RAS	t _{RQH}	20		20	_	25	_	ns	
QSF hold time referred to CAS	t _{CQH}	5		5	_	5	_	ns	
Serial clock cycle time	t _{scc}	25		28	—	30	_	ns	
SC pulse width	t _{sc}	5	_	10	_	10	_	ns	
SC precharge time	t _{scp}	10		10	_	10	_	ns	
SC access time	t _{sca}	—	20	—	23		25	ns	15
Serial data-out hold time	t _{son}	5		5	—	5	—	ns	
Serial data-in setup time	t _{sis}	0		0	_	0	_	ns	
Serial data-in hold time	t _{siH}	15	_	15	_	15	_	ns	

Split Read Transfer Cycle, Masked Split Write Transfer Cycle

		HM5	38253B/						
		-7		-8		-10		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Split transfer setup time	$t_{\rm STS}$	20	_	20	_	25	_	ns	
Split transfer hold time referred to $\overline{\text{RAS}}$	t _{RST}	70		80	—	100		ns	
Split transfer hold time referred to $\overline{\text{CAS}}$	t _{cst}	20	_	20	_	25		ns	
Split transfer hold time referred to column address	t _{AST}	35	—	40	—	45	—	ns	
SC to QSF delay time	t _{SQD}	—	30	—	30	—	30	ns	15
QSF hold time referred to SC	\mathbf{t}_{SQH}	5	—	5	—	5		ns	
Serial clock cycle time	t _{scc}	25		28	—	30	—	ns	
SC pulse width	t _{sc}	5	—	10	_	10		ns	
SC precharge time	t _{SCP}	10	—	10	—	10		ns	
SC access time	\mathbf{t}_{SCA}	—	20	—	23	—	25	ns	15
Serial data-out hold time	t _{son}	5	—	5	_	5		ns	
Serial data-in setup time	t _{sis}	0		0	—	0	—	ns	
Serial data-in hold time	t _{siH}	15	_	15	_	15		ns	
RAS to column address delay time	t _{RAD}	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35		40	_	45		ns	

Serial Read Cycle, Serial Write Cycle

		HM5	38253B/						
		-7		-8		-10		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Serial clock cycle time	t _{scc}	25	_	28	_	30	_	ns	
SC pulse width	\mathbf{t}_{sc}	5		10	_	10		ns	
SC precharge width	t _{SCP}	10		10	_	10		ns	
Access time from SC	\mathbf{t}_{SCA}	—	20	_	23		25	ns	15
Access time from \overline{SE}	\mathbf{t}_{SEA}	_	17	_	20		25	ns	15
Serial data-out hold time	t _{son}	5	—	5	—	5	—	ns	
Serial output buffer turn-off time referred to $\overline{\text{SE}}$	t _{sHZ}	—	15	—	20	—	20	ns	5,17
\overline{SE} to serial output in low-Z	t _{sLZ}	0	—	0	—	0	—	ns	5,17
Serial data-in setup time	t _{sis}	0	_	0	_	0	_	ns	

Serial Read Cycle, Serial Write Cycle (cont)

		HM5	38253B		_				
		-7		-8		-10		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit Notes	
Serial data-in hold time	t _{siH}	15		15	_	15	_	ns	
Serial write enable setup time	t _{sws}	0		0	—	0	—	ns	
Serial wrtie enable hold time	t _{swH}	15		15	_	15	—	ns	
Serial write disable setup time	t _{swis}	0		0	_	0	—	ns	
Serial write disable hold time	t _{swiH}	15		15	_	15	_	ns	

Notes: 1. AC measurements assume $t_T = 5$ ns.

- 2. When $t_{RCD} > t_{RCD}$ (max) and $t_{RAD} > t_{RAD}$ (max), access time is specified by t_{CAC} or t_{AA} .
- 3. V_{μ} (min) and V_{μ} (max) are reference levels for measuring timing of input signals. Transition time t_{τ} is measured between V_{μ} and V_{μ} .

 Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t_{DZC} (min) or t_{DZO} (min) must be satisfied.

- t_{RHZ} (max), t_{CHZ} (max), t_{OFF1} (max), t_{OFF2} (max), t_{SHZ} (max) and t_{SLZ} (min) are defined as the time at which the output acheives the open circuit condition (V_{OH} – 100 mV, V_{OL} + 100 mV). This parameter is sampled and not 100% tested.
- 6. Assume that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 7. Measured with a load circuit equivalent to 1 TTL loads and 50 pF.
- 8. When $t_{RCD} \ge t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max), access time is specified by t_{CAC} .
- 9. When $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max), access time is specified by t_{AA} .
- 10. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed. (HM538253) If both t_{RCH} and t_{RRH} are satisfied, operation is guaranteed, (HM538254)
- 11. When t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
- 12. These parameters are specified by the later falling edge of \overline{CAS} or \overline{WE} .
- 13. Either t_{CDD} (min) or t_{ODD} (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on. (HM538253B) Either t_{CDD} (min), t_{ODD} (min) or t_{RDD} (min) must be satisfied because the output buffer must be turned off by CAS, OE or RAS prior to applying data to the device when output buffer is on. (HM538254B)
- 14. When $t_{AWD} \ge t_{AWD}$ (min) and $t_{CWD} \ge t_{CWD}$ (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. t_{ODD} (min) must be satisfied because output buffer must be turned off by \overline{OE} prior to applying data to the device.
- 15. Measured with a load circuit equivalent to 1 TTL loads and 30 pF.
- 16. After power-up, pause for 100 μs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation. Hitachi recommends that least 8 initialization cycle is CBRR for internal register reset.
- 17. When t_{SHZ} and t_{SLZ} are measured in the same V_{CC} and Ta condition and tr and tf of \overline{SE} are less than 5 ns, $t_{SHZ} < t_{SLZ} + 5$ ns.
- 18. After power-up, QSF output may be High-Z, so 1SC cycle is needed to be Low-Z it.
- 19. DSF 2 pin is open pin, but Hitachi recommends it is fixed low in all operation for the addition mode in future.

20. XXX: H or L (H : V_{IH} (min) \leq V_{IN} \leq V_{IH} (max), L : V_{IL} (min) \leq V_{IN} \leq V_{IL} (max) //////: Invalid Dout

Timing Waveforms^{*20}

Read Cycle (HM538253B)



Fast Page Mode Read Cycle (HM538253B)



Write Cycle

Table 3 below applies to early write, delayed write, page mode write, and read-modify write.

Write Cycle State Table 3

		RAS	CAS	RAS	RAS	CAS
		DSF1	DSF1	WE	I/O	I/O
Menu	Cycle	W1	W2	W3	W4	W5
RWM	Write mask (new/old) Write DQs to I/Os	0	0	0	Write mask ^{*1}	Valid data
BWM	Write mask (new/old) Block write	0	1	0	Write mask*2	Column mask ^{*2}
RW	Normal write (no mask)	0	0	1	Don't care ^{*1}	Valid data
BW	Block write (no mask)	0	1	1	Don't care ^{*2}	Column mask ^{*2}
$LMR^{^{*4}}$	Load write mask resister	1	0	1	Don't care	Write mask data ^{*3}
LCR ^{*4}	Load color resister	1	1	1	Don't care	Color data
Notes: 1.						

WE	Mode		I/O data/RAS			
Low	New ma	ask mode	Mask			
	Persiste	ent mask mode	H or L (mask register used)			
High	No mas	sk	H or L			
I/O Mask data (In new mask mode)						
	Low:	Mask				
	High:	Non mask				

In persistent mask mode, I/O H or L

2. Reference Figure 2 use of block write.

3. I/O write mask data

Low: Mask

High: Non mask

4. Column Address: H or L

Early Write Cycle



Delayed Write Cycle



Fast/Hyper Page Mode Write Cycle (Early Write)





Fast/Hyper Page Mode Write Cycle (Delayed Write)



Read-Modify-Write Cycle

WI to W5: See write cycle state table for the logic states.

RAS-Only Refresh Cycle (HM538253B)



CAS-Before-RAS Refresh Cycle (CBRN) (HM538253B)



Hidden Refresh Cycle (HM538253B)



CAS-Before-RAS Set Cycle (CBRS)



$\overline{CAS}\text{-}Before\text{-}\overline{RAS}\text{ Reset Cycle (CBRR)}$



Flash Write Cycle (HM538253B)







Read Transfer Cycle 1



Read Transfer Cycle 2



Masked Write Transfer Cycle



Split Read Transfer Cycle (HM538253B)



3. A8: H or L, and upper SAM or lower SAM is set automatically by the internal circuit. SAM start address can't set on the boundary address.

Masked Split Write Transfer Cycle (HM538253B)



Serial Read Cycle



Serial Write Cycle



Read Cycle (HM538254B)







RAS-Only Refresh Cycle (HM538254B)



CAS-Before-RASRefreshCycle (CBRN) (HM538254B)



Hidden Refresh Cycle (HM538254B)



Flash Write Cycle (HM538254B)





Register Read Cycle (Mask data, Color data) (HM538254B)

Split Read Transfer Cycle (HM538254B)



SAM start address can't on the boundary address.

Masked Split Write Transfer Cycle (HM538254B)



Package Dimensions

HM538253BJ/HM538254BJ Series (CP-40D)

Unit: mm



HM638253BTT/HM538254BTT Series (TTP-44/40DA)

Unit: mm

