



LB1817M

FDD Spindle Motor Driver

Overview

The LB1817M is the ideal IC for applications requiring a 5 V, low-profile FDD spindle motor driver.



Functions and Features

- Three phase total wave linear driver (external PNP)
- Low saturation voltage
- On-chip digital speed control
- Start/stop circuit (“L” level active)
- Rotation speed switching
- Current limiter circuit
- On-chip index processing circuit
- Index timing supports adjustments using VR
- AGC circuit
- Temperature protection circuit

Package Dimensions

unit: mm

3129-MFP36S



Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{CC \text{ max}}$		7.0	V
Maximum output current	$I_{CC \text{ max}1}$	$t \leq 0.5$	1.5	A
Steady maximum output current	$I_O \text{ max}2$		1.0	A
Allowable power dissipation	$P_d \text{ max}$	Independent IC	1	W
Operating temperature	T_{opr}		-20 to +80	°C
Storage temperature range	T_{stg}		-40 to +150	°C

Allowable Operating Conditions at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V_{CC}		4.2 to 6.5	V

SANYO Electric Co.,Ltd. Semiconductor Business Headquarters

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LB1817M


Electrical Characteristics at $T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$

Parameter	Symbol	Conditions	Ratings			Unit	Note
			min	typ	max		
Current drain	I_{CCO}	S/S = 5V (Standby)		70	100	μA	
	I_{CC}	S/S = 0V (Steady)		25	35	mA	
MS1 bias current	I_{MS1}	$V_{MS1} = 5\text{V}$		180	270	μA	
MS1 "L" level input voltage	V_{MS1L}		0		0.8	V	
MS1 "H" level input voltage	V_{MS1H}		2.0		V_{CC}	V	
MS2 bias current	I_{MS2}	$V_{MS2} = 5\text{V}$		90	135	μA	
MS2 "L" level input voltage	V_{MS2L}		0		0.8	V	
MS2 "H" level input voltage	V_{MS2H}		2.0		V_{CC}	V	
MS3 bias current	I_{MS3}	$V_{MS3} = 5\text{V}$		90	135	μA	
MS3 "L" level input voltage	V_{MS3L}		0		0.8	V	
MS3 "H" level input voltage	V_{MS3H}		2.0		V_{CC}	V	
S/S bias current	$I_{S/S}$				20	μA	
S/S "L" level voltage	$V_{S/SL}$		0		0.8	V	
S/S "H" level voltage	$V_{S/SH}$		2.0		V_{CC}	V	
Hall-effect bias amplifier input current	I_{HB}				15	μA	
In-phase input voltage range	V_h		2.0		$V_{CC} - 0.7$	V	
Differential input voltage range	V_{dif}		50		200	mVp-p	
Input offset voltage	V_{ho}				± 10	mV	*
Hall-effect output voltage	V_H	$I_H = 5\text{mA}$	0.5	0.8	1.1	V	
Leak current	I_{HL}	S/S = 5V			± 10	μA	
Output saturation voltage	V_{sat}	$I_O = 0.8\text{A}$		0.45	0.64	V	
Output leak current	I_{OL}				1.0	mA	
Current limiter	I_{lim}	$R_F = 3\text{k}\Omega$, $R_{OUT} = 100\Omega$	6.3	7.5	8.7	mA	
Control amplifier voltage gain	G_C		-7.5	-5.5	-3.5	dB	
Voltage gain phase differential	ΔG_C				± 1	dB	
V/I conversion source current	I^+		19	28	37	μA	
V/I conversion sink current	I^-		-19	-28	-37	μA	
V/I conversion current ratio	I^+/I^-		0.8	1.0	1.2		
DSC buffer input current	I_{DSC}				1.0	μA	
FG amplifier input voltage	V_{FG}	$f_{FG} = 300\text{Hz}$	2		20	mVp-p	
FG amplifier voltage gain	G_{FG}	Open loop		60		dB	*
FG amplifier input offset	V_{FGO}				± 10	mV	*
FG amplifier internal reference voltage	V_{FGB}		2.2	2.5	2.8	V	
FG schmitt hysteresis width	ΔV_{sh1}	"H" \rightarrow "L"		25		mV	*
	ΔV_{sh2}	"L" \rightarrow "H"		25		mV	*
Speed disk recount number	N			1390/2			
Disk operation frequency	F_D				1.1	MHz	*
Oscillation range	F_{OSC}				1.1	MHz	*
Oscillation frequency error	ΔF_{OSC}				± 0.2	%	
Index output "L" level voltage	V_{IDL}	$I_O = 2\text{mA}$			0.4	V	
Index output leak current	I_{IDL}				± 10	μA	
Index amplifier in-phase input voltage range	V_I		0.2		$V_{CC} - 0.7$	V	
Index amplifier differential input voltage range	V_{DIF}	Hysteresis width < 25mA	25		100	mV	
Index amplifier hysteresis setting current	I_{HYS}		2.9	4.2	5.5	μA	
Timing adjustment "H" level	V_{TH}	$MS1 = L$	1.15	1.26	1.35	V	
Timing adjustment "L" level	V_{TL}	$MS1 = L$	0.4	0.52	0.6	V	
Timing adjustment ratio	T_{HL}	$V_{TH} (MS1 = L) / V_{TH} (MS1 = H)$		1.148			
Reference voltage	V_{REF1}		2.20	2.50	2.80	V	
	V_{REF2}		1.85	2.15	2.45	V	
Excessive heat protected operating temperature	TSD		150	180		$^\circ\text{C}$	*
Hysteresis width	ΔTSD			10		$^\circ\text{C}$	*

Note: Marked values (*) are guaranteed by the design itself and therefore do not require measurement.

LB1817M


Pin Assignment



[Top view]

ⓐ0090

Block Diagram



LB1817M

Pin Description

Unit (resistance: Ω)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Pin description
1	V_{CC}			<ul style="list-style-type: none"> Power supply voltage pin. Voltage must be stable and free of ripple noise interference.
2	AGC			<ul style="list-style-type: none"> AGC pin. Controls hall-effect amplifier gain in response to hall-effect input frequency. External capacitor installation.
3	DSC out			<ul style="list-style-type: none"> Speed discriminator pin.
4	CT			<ul style="list-style-type: none"> Timing adjustment pin. External CR for delay time constant connected.
5	Vref1	2.5V typ		<ul style="list-style-type: none"> Vref1 pin. Used as external CR power supply for index timing adjustment applications.
6	Vref2	2.15V typ		<ul style="list-style-type: none"> Vref2 pin. Used for sensor bias for external index applications.

Continued on next page.

LB1817M

Continued from preceding page.

Unit (resistance: Ω)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Pin description
7	I/D		<p style="text-align: right;">A00997</p>	<ul style="list-style-type: none"> Index pulse output pin.
8	NC			<ul style="list-style-type: none"> No connection.
9	GND			<ul style="list-style-type: none"> Ground pin for signal system. Grounded as with pin 20.
10	MS3	H: 2.0V min L: 0.8V max	<p style="text-align: right;">A00998</p>	<ul style="list-style-type: none"> FG changeover pin. When operating at an "H" level, FG sets to a through state. An "L" level results in 1-step division of FG.
11	MS2	H: 2.0V min L: 0.8V max	<p style="text-align: right;">A00999</p>	<ul style="list-style-type: none"> CLK changeover pin. When operating at an "H" level, CLK sets to a through state. An "L" level results in 1-step division of CLK.
12	MS1	H: 2.0V min L: 0.8V max	<p style="text-align: right;">A01000</p>	<ul style="list-style-type: none"> Rotation speed changeover pin. An "H" level sets rotation speed to 360 rpm. An "L" level sets rotation speed to 300 rpm. For more details, refer to the rotation speed changeover table.
13	S/S	H: 2.0V min L: 0.8V max	<p style="text-align: right;">A01001</p>	<ul style="list-style-type: none"> Start/stop changeover pin. "L" level active.

Continued on next page.

LB1817M

Continued from preceding page.

Unit (resistance: Ω)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Pin description
14 15	I ⁻ I ⁺		<p style="text-align: right;">A01002</p>	<ul style="list-style-type: none"> External index negative input pin. External index positive input pin. <p>When the I⁻ pin is at an "H" level, I1 operates with the fixed current; at an "L" level, I1 does not flow.</p> <p>Hysteresis width is determined by the resistor attached externally to the I⁻ pin.</p>
16	X1		<p style="text-align: right;">A01003</p>	<ul style="list-style-type: none"> Reference clock generating pin.
17	X2		<p style="text-align: right;">A01004</p>	
18	FC		<p style="text-align: right;">A01005</p>	<ul style="list-style-type: none"> Frequency characteristics revision pin <p>By installing a capacitor between this pin and V_{CC}, close-loop oscillation for the current control system halts.</p>
19	RF			<ul style="list-style-type: none"> Output current detection pin. <p>By installing an R_f resistor between this pin and V_{CC}, output current is detected as voltage. Voltage detection at this pin activates the current limiter.</p> <p>Detection level is approximately 1/50 of output current.</p>
20	PGND			<ul style="list-style-type: none"> Output transistor grounding pin. <p>Grounded as with pin 9.</p>

Continued on next page.

LB1817M

Continued from preceding page.

Unit (resistance: Ω)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Pin description
21 22	FG+ FG-	2.5V typ		<ul style="list-style-type: none"> • FG amplifier positive pin. • FG amplifier negative pin.
23	FG out			<ul style="list-style-type: none"> • FG amplifier output pin.
24 25 26 27 28 29	U_{OUT} U_{PB} V_{OUT} V_{PB} W_{OUT} W_{PB}			<ul style="list-style-type: none"> • U-phase output pin. • Base connection pin for U-phase external PNP. • V-phase output pin. • Base connection pin for V-phase external PNP. • W-phase output pin. • Base connection pin for W-phase external PNP.
30 31 32 33 34 35	U_{IN2} U_{IN1} V_{IN2} V_{IN1} W_{IN2} W_{IN1}			<ul style="list-style-type: none"> • U-phase hall-effect input pin. $U_{IN1} > U_{IN2}$ is established when logic is at an "H" level. • V-phase hall-effect input pin. $V_{IN1} > V_{IN2}$ is established when logic is at an "H" level. • W-phase hall-effect input pin. $W_{IN1} > W_{IN2}$ is established when logic is at an "H" level.
36	HB			<ul style="list-style-type: none"> • Hall-effect bias applied to minus-side pin. When stopped, switches open and hall-effect bias severs.

Truth Table

	Source → Sink	Hall-Effect Input		
		U	V	W
1	V-phase → W-phase	H	H	L
2	V-phase → U-phase	L	H	L
3	W-phase → U-phase	L	H	H
4	W-phase → V-phase	L	L	H
5	U-phase → V-phase	H	L	H
6	U-phase → W-phase	H	L	L

When an “H” level exists for hall-effect input,

$$U_{IN1} > U_{IN2}$$

$$V_{IN1} > V_{IN2}$$



$$W_{IN1} > W_{IN2}$$

Rotation Speed Changeover Table

$$f_{OSC} = 1\text{MHz}$$

MS1	H	L	H	L	H	L	H	L
MS2	H		L		H		L	
MS3	H		L		L		H	
f_{FG} [Hz]	720	600	720	600	1440	1200	360	300

Index and Timing Chart



A01012

$$T \approx 0.693CR \dots \text{MS1=L}$$

$$T \approx 0.836CR \dots \text{MS1=H}$$

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 1998. Specifications and information herein are subject to change without notice.