#### TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

# 1GBIT (128M $\times$ 8BITS) CMOS NAND E<sup>2</sup>PROM

### DESCRIPTION

The TC58NVG0S3A is a single 3.3-V 1G-bit (1,107,296,256 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E<sup>2</sup>PROM) organized as (2048+64) bytes x 64 pages x 1024 blocks. The device has a 2112-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 2112 byte increments. The Erase operation is implemented in a single block unit (128 Kbytes + 4Kbytes: 2112 bytes x 64 pages). The TC58NVG0S3A is a serial-type memory device which utilizes the I/O pins for both address and data input / output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density nonvolatile memory data storage.

# FEATURES

- Organization
  - Memory cell allay  $2112 \times 64 K \times 8$ Register  $2112 \times 8$ 2112bytes Page size Block size (128K + 4K) bytes
  - Modes Read, Reset, Auto Page Program Auto Block Erase, Status Read
- Mode control

R

Serial input/output Command control

## PIN ASSIGNMENT (TOP VIEW)

$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
NC $3$ $46$ NC         NC $4$ $45$ NC         NC $5$ $44$ $108$ GND $6$ $43$ $107$ $8Y/BY$ $7$ $42$ $107$ $8Y/S$ $13$ $30$ $NC$ $YCC$ $11$ $38$ $NC$ $Vcc$ $13$ $36$ $Vss$ $NC$ $13$ $36$ $NC$ $CLE$ $16$ $33$ $NC$ $CLE$ $16$ $33$ $NC$ $NC$		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$RE$ $= 8$ $= 1 \vee 05$ $CE$ $= 9$ $= 40$ $= NC$ $NC$ $= 10$ $= 39$ $= NC$ $NC$ $= 11$ $= 38$ $= NC$ $Vcc$ $= 12$ $= 37$ $= Vcc$ $Vss$ $= 13$ $= 36$ $= Vss$ $NC$ $= 14$ $= 35$ $= NC$ $NC$ $= 14$ $= 35$ $= NC$ $NC$ $= 16$ $= 33$ $= NC$ $CLE$ $= 16$ $= 33$ $= NC$ $QE$ $= 17$ $= 32$ $= 1/04$ $WE$ $= 18$ $= 31$ $= 1/04$ $WE$ $= 18$ $= 31$ $= 1/02$ $NC$ $= 20$ $= 29$ $= 1/01$ $NC$ $= 21$ $= 28$ $= NC$ $NC$ $= 23$ $= 27$ $= NC$	GND 🗆 6	43 Þ I/O7
$\overline{RE}$ $\overline{B}$		42 🗅 I/O6
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		
NC       10       39 $NC$ $NC$ 11       38 $NC$ $Vcc$ 12       37 $Vcc$ $Vss$ 36 $Vss$ $Vcc$ $NC$ 14       35 $NC$ $NC$ 15       34 $NC$ $ALE$ 16       33 $NC$ $ALE$ 17       32 $VO4$ $WP$ 19       30 $VO2$ $NC$ 21       28 $NC$ $NC$ 21       28 $NC$ $NC$ 23       26 $NC$		
NC □ 11       38 □ NC         Vcc □ 12       37 □ Vcc         Vss □ 13       36 □ Vss         NC □ 14       35 □ NC         NC □ 15       34 □ NC         CLE □ 16       33 □ NC         ALE □ 17       32 □ I/O4         WP □ 19       30 □ I/O2         NC □ 21       28 □ NC         NC □ 21       28 □ NC         NC □ 23       26 □ NC		
Vcc       12       37       Vcc         Vss       13       36       Vss         NC       14       35       NC         NC       14       35       NC         CLE       16       33       NC         ALE       17       32       I/O4         WE       18       31       I/O2         NC       20       29       I/O1         NC       21       28       NC         NC       22       27       NC         NC       23       26       NC		
Vss       13       36       Vss         NC       14       35       NC         NC       15       34       NC         CLE       16       33       NC <u>ALE</u> 17       32       V/O4         WE       18       31       V/O3         WP       19       30       V/O2         NC       20       29       V/O1         NC       21       28       NC         NC       23       26       NC		
NC □ 14       35 □ NC         NC □ 15       34 □ NC         CLE □ 16       33 □ NC         ALE □ 17       32 □ VO4         WE □ 18       31 □ VO3         WP □ 19       30 □ VO2         NC □ 20       29 □ VO1         NC □ 21       28 □ NC         NC □ 23       26 □ NC		
NC       15       34       NC         CLE       16       33       NC         ALE       17       32       V/04         WE       18       31       V/03         WP       19       30       V/02         NC       20       29       V/01         NC       21       28       NC         NC       23       26       NC	Vss L 13	
CLE       16       33       NC         ALE       17       32       I/O4         WE       18       31       I/O3         WP       19       30       I/O2         NC       20       29       I/O1         NC       21       28       NC         NC       22       27       NC         NC       23       26       NC		
ALE       17       32       1/04         WE       18       31       1/03         WP       19       30       1/02         NC       20       29       1/01         NC       21       28       NC         NC       23       26       NC		
WE       18       31       VO3         WP       19       30       VO2         NC       20       29       VO1         NC       21       28       NC         NC       22       27       NC         NC       23       26       NC	CLE 🗆 16	33 □ NC
WP         19         30         V/O2           NC         20         29         V/O1           NC         21         28         NC           NC         22         27         NC           NC         23         26         NC	ALE 🗆 17	32 🗅 I/O4
WP         19         30         I/O2           NC         20         29         I/O1           NC         21         28         NC           NC         22         27         NC           NC         23         26         NC		31 🗖 1/03
NC         20         29 □         1/01           NC         21         28 □         NC           NC         22         27 □         NC           NC         23         26 □         NC		
NC □ 21         28 □ NC           NC □ 22         27 □ NC           NC □ 23         26 □ NC		
NC □ 22         27 □ NC           NC □ 23         26 □ NC		
NC 🗆 23 26 🗖 NC		
NC 4 25 P NC		
	NC 424	25 ⊔ NC

- Powersupply
- Program/Erase Cycles
- Access time Cell array to register Serial Read Cycle Operating current
- Read (50 ns cycle) Program (avg.) Erase (avg.) 10 mA typ. Standby Package
  - TSOP I 48-P-1220-0.50 (Weight: 0.53 g typ.)

### PIN NAMES

I/O1 to I/O8	I/O port	
CE	Chip enable	
WE	Write enable	
RE	Read enable	
CLE	Command latch enable	
ALE	Address latch enable	
WP	Write protect	
RY/BY	Ready / Busy	
GND	Ground Input	
V <sub>CC</sub>	Power supply	
V <sub>SS</sub>	Ground	

#### 000707FBA1


TOSHIBA is continually working to improve the guality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to

situations in which a malfunction or failure of such TOSHIBA products could states issue of management, and property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc... The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, the customer's own risk.

- VCC = 2.7 V to 3.6 V1E5 Cycles(With ECC)
- $25 \,\mu s \,max$ 50 ns min
- 10 mA typ. 10 mA typ.
- 50 µA max

2003-02-25A 1/32

# **BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
V <sub>CC</sub>	Power Supply Voltage	–0.6 to 4.6	V
VIN	Input Voltage	–0.6 to 4.6	V
V <sub>I/O</sub>	Input /Output Voltage	–0.6 V to V <sub>CC</sub> + 0.3 V ( $\leq$ 4.6 V)	V
PD	Power Dissipation	0.3	W
T <sub>SOLDER</sub>	Soldering Temperature (10s)	260	°C
T <sub>STG</sub>	Storage Temperature	-55 to 150	°C
T <sub>OPR</sub>	Operating Temperature	0 to 70	°C

## CAPACITANCE \*(Ta = 25°C, f = 1 MHz)

SYMB0L	PARAMETER	CONDITION	MIN	MAX	UNIT
C <sub>IN</sub>	Input	$V_{IN} = 0 V$	_	10	pF
C <sub>OUT</sub>	Output	$V_{OUT} = 0 V$		10	pF

\* \* This parameter is periodically sampled and is not tested for every device.

• The products described in this document are subject to the foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

• The information contained herein is subject to change without notice.

# VALID BLOCKS (1)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
N <sub>VB</sub>	Number of Valid Blocks	1004	-	1024	Blocks

(1) The TC58NVG0S3A occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document.

(2) The first block (block address #00) is guaranteed to be a valid block at the time of shipment.

# **RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
V <sub>CC</sub>	Power Supply Voltage	2.7	3.3	3.6	V
VIH	High Level input Voltage	2.0		$V_{CC} + 0.3$	V
V <sub>IL</sub>	Low Level Input Voltage	-0.3*		0.8	V

\* -2 V (pulse width lower than 20 ns)

# DC CHARACTERISTICS (Ta =0 to 70°C, V<sub>CC</sub> = 2.7V ~ 3.3 V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
lı∟	Input Leakage Current	$V_{IN} = 0 V$ to $V_{CC}$		_	±10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0 V \text{ to } V_{CC}$	_	_	±10	μA
I <sub>CCO1</sub>	Reading	$\overline{\text{CE}}$ = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA, t <sub>cycle</sub> = 50 ns	_	10	30	mA
I <sub>CCO7</sub>	Programming Current	—	_	10	30	mA
I <sub>CCO8</sub>	Erasing Current	—		10	30	mA
I <sub>CCS1</sub>	Standby Current	$\overline{\text{CE}} = \text{V}_{IH}, \ \overline{\text{WP}} = \text{0V/VCC}$	_		1	mA
I <sub>CCS2</sub>	Standby Current	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.2 \text{ V},  \overline{\text{WP}} = 0 \text{V}/\text{VCC}$		_	50	μA
V <sub>OH</sub>	High Level Output Voltage	Vcc, I <sub>OH</sub> = -400 μA	2.4	_	_	V
V <sub>OL</sub>	Low Level Output Voltage	Vcc, I <sub>OL</sub> = 2.1 mA	_	_	0.4	V
$I_{OL}(RY/\overline{BY})$	Output current of RY/BY pin	$V_{OL} = 0.4 V$		8	_	mA

# <u>AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS</u> (Ta = 0 to 70 $^{\circ}$ C, V<sub>CC</sub> = 2.7V ~ 3.6V)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTES
t <sub>CLS</sub>	CLE Setup Time	0		ns	
<sup>t</sup> CLH	CLE Hold Time	10	_	ns	
t <sub>CS</sub>	CE Setup Time	0	_	ns	
tсн	CE Hold Time	10	_	ns	
t <sub>WP</sub>	Write Pulse Width	25	_	ns	
tALS	ALE Setup Time	0	_	ns	
t <sub>ALH</sub>	ALE Hold Time	10	_	ns	
tDS	Data Setup Time	20	_	ns	
t <sub>DH</sub>	Data Hold Time	10	_	ns	
twc	Write Cycle Time	50	_	ns	
twH	WE High Hold Time	15		ns	
tww	WP High to WE Low	100		ns	
t <sub>RR</sub>	Ready to RE Falling Edge	20		ns	
t <sub>RW</sub>	Ready to WE Falling Edge	20	_	ns	
t <sub>RP</sub>	Read Pulse Width	35	_	ns	
tRC	Read Cycle Time	50	_	ns	
t <sub>REA</sub>	RE Access Time (Serial Data Access)	_	35	ns	
tCEA	CE Access Time	_	45	ns	
t <sub>CLEA</sub>	CLE Access Time	_	45	ns	
t <sub>ALEA</sub>	ALE Access Time		45	ns	
t <sub>REAID</sub>	RE Access Time (ID Read)	_	35	ns	
tон	Data Output Hold Time	10	_	ns	
t <sub>RHZ</sub>	RE High to Output High Impedance	_	30	ns	
t <sub>CHZ</sub>	CE High to Output High Impedance	_	20	ns	
t <sub>REH</sub>	RE High Hold Time	15	_	ns	
t <sub>IR</sub>	Output-High-impedance-to- RE Falling Edge	0	_	ns	
t <sub>RSTO</sub>	RE Access Time (Status Read)	_	35	ns	
t <sub>CSTO</sub>	CE Access Time (Status Read)	_	45	ns	
t <sub>CLSTO</sub>	CLE Access Time (Status Read)		45	ns	
tRHW	RE High to WE Low	30		ns	
t <sub>WHC</sub>	WE High to CE Low	30		ns	
<sup>t</sup> WHR	WE High to RE Low	30		ns	
t <sub>CR</sub>	CE Low to RE Low (ID Read)	100		ns	
t <sub>R</sub>	Memory Cell Array to Starting Address		25	μs	
t <sub>WB</sub>	WE High to Busy		200	ns	
<sup>t</sup> RST	Device Reset Time (Read/Program/Erase)	_	6/10/500	μs	

# AC TEST CONDITIONS

PARAMETER	CONDITION
Input level	2.4 V, 0.4 V
Input pulse rise and fall time	3ns
Input comparison level	1.5 V, 1.5 V
Output data comparison level	1.5 V, 1.5 V
Output load	C <sub>L</sub> (100 pF) + 1 TTL

# PROGRAMMING AND ERASING CHARACTERISTICS


# $(Ta = 0 \text{ to } 70^{\circ}\text{C}, V_{CC} = 2.7V \sim 3.6V)$

SYMBOL	PARAMETER		TYP.	MAX	UNIT	NOTES
t <sub>PROG</sub>	Average Programming Time		200	700	μS	
N	Number of Programming Cycles on Same Page			2		(1)
IN	(per 512+16 bytes)			2		(1)
t <sub>BERASE</sub>	Block Erasing Time		2	4	ms	


(1) Refer to Application Note (12) toward the end of this document.

# TIMING DIAGRAMS

Latch Timing Diagram for Command/Address /Data




## Command Input Cycle Timing Diagram




: VIH or VIL

## Address Input Cycle Timing Diagram




: VIH or VIL

# Data Input Cycle Timing Diagram




: VIH or VIL

# Serial Read Cycle Timing Diagram




# Status Read Cycle Timing Diagram




\* 70H represents the hexadecimal number




Read Cycle Timing Diagram



## Read Cycle Timing Diagram : When Interrupted by /CE




Column Address Change in Read Cycle Timing Diagram (1/2)




Continues to 1 of next page


Column Address Change in Read Cycle Timing Diagram (2/2)




Auto-Program Operation Timing Diagram



Auto Block Erase Timing Diagram



# ID Read Operation Timing Diagram



# PIN FUNCTIONS

The device is a serial access memory which utilizes time-sharing input of address information. The device pin-outs are configured as shown in Figure 1.

#### Command Latch Enable: CLE

The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the  $\overline{\text{WE}}$  signal while CLE is High.

#### Address Latch Enable: ALE

The ALE signal is used to control loading of either address information or input data into the internal address/data register.

Address information is latched on the rising edge of  $\overline{WE}$  if ALE is High.

Input data is latched if ALE is Low.

### Chip Enable: CE

Figure 1. Pinout

The device goes into a low-power Standby mode when  $\overline{CE}$  goes High during the device is in Ready state. The  $\overline{CE}$  signal is ignored when device is in Busy state (RY/ $\overline{BY}$  = L), such as during a Program or Erase or Read operation, and will not enter Standby mode even if the  $\overline{CE}$  input goes High.

#### Write Enable: WE

The  $\overline{WE}$  signal is used to control the acquisition of data from the I/O port.

#### Read Enable: RE

The  $\overline{RE}$  signal controls serial data output. Data is available  $t_{REA}$  after the falling edge of  $\overline{RE}$ . The internal column address counter is also incremented (Address = Address + 1) on this falling edge.

#### I/O Port: I/O1 to 8

The I/O1 to 8 pins are used as a port for transferring address, command and input/output data to and from the device.

#### Write Protect: WP

The  $\overline{WP}$  signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when  $\overline{WP}$  is Low. This signal is usually used for protecting the data during the power-on/off sequence when input signals are invalid.


#### Ready/Busy: RY/BY

The RY/ $\overline{BY}$  output signal is used to indicate the operating condition of the device. The RY/ $\overline{BY}$  signal is in Busy state (RY/ $\overline{BY}$  = L) during the Program, Erase and Read operations and will return to Ready state (RY/ $\overline{BY}$  = H) after completion of the operation. The output buffer for this signal is an open drain and has to be pulled-up to Vccq with appropriate resister..

	48 □ NC
NC 2	47 Þ NC
NC 🗆 3	46 Þ NC
NC 🗆 4	45 Þ NC
NC 🗆 5	44 Þ I/O8
G <u>ND</u> □6	43 Þ I/O7
RY/ <u>BY</u> □7	42 🗅 I/O6
<u>RE</u> 🗆 8	41 Þ I/O5
CE □9 NC □10	40 Þ NC
NC 🗆 10	39 🗖 NC
NC 🗆 11	38 🗖 NC
Vcc 🖵 12	37 □ Vcc
Vss □ 13	36
NC 🗆 14	35 🗖 NC
NC 🗆 15	34 Þ NC
CLE II 16	33 🗖 NC
ALE [] 17	32 🖓 1/04
<u>WE</u> 🗆 18	31 Þ I/O3
WP 19	30 - 1/02
	29 🛛 I/O1
	28 🛛 NC
	27 🖹 NC
	26 D NC
NC 24	25 🗅 NC

## Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.



A page consists of 2112 bytes in which 2048 bytes are used for main memory storage and 64 bytes are for redundancy or for other uses.

1 page = 2112 bytes

1 block = 2112 bytes x 64 pages = (128K + 4K) bytes Capacity = 2112bytes x 64pages x 1024blocks

An address is read in via the I/O port over four consecutive clock cycles, as shown in Table 1.



Table	1.	Addressing
-------	----	------------

	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	CA0 to CA11 PA0 to PA15
First cycle	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0	
Second cycle	L	L	L	L	CA11	CA10	CA9	CA8	PA6 to PA15
Third cycle	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	PA0 to PA5
Fourth cycle	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8	

CA0 to CA11 : Column address PA0 to PA15 : Page address

PA6 to PA15 : Block address

PA0 to PA5 : NAND address in block

### Operation Mode: Logic and Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by the eleven different command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE,  $\overline{\text{CE}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{RE}}$  and  $\overline{\text{WP}}$  signals, as shown in Table 2.

	CLE	ALE	CE	WE	RE	WP *1
Command Input	н	L	L		н	*
Data Input	L	L	L		н	н
Address input	L	н	L		н	*
Serial Data Output	L	L	L	н		*
During Programming (Busy)	*	*	*	*	*	н
During Erasing (Busy)	*	*	*	*	*	н
During Reading (Busy)	*	*	*	*	*	*
Program, Erase Inhibit	*	*	*	*	*	L
Standby	*	*	Н	*	*	0 V/Vcc

H: V<sub>IH</sub>, L: V<sub>IL</sub>, \*: V<sub>IH</sub> or V<sub>IL</sub>

\*1: Refer to Application Note (10) toward the end of this document regarding the WP signal when Program or Erase Inhibit

# <u>TOSHIBA</u>

#### Table 3. Command table (HEX)

	First Cycle	Second Cycle	Acceptable while Busy
Serial Data Input	80	_	
Auto Program	10	_	
Read Address Input	00	_	
Column Address Change in Serial Data Output	05	_	
Read Start	30		
Read Column Change	E0	_	
Auto Block Erase	60	D0	
ID Read	90	_	
Status Read	70		0
Reset	FF		0

HEX data bit assignment (Example)




Table 4 shows the operation states for Read mode.

#### Table 4. Read mode operation states

	CLE	ALE	CE	WE	RE	I/O1 to I/O8	Power
Output select	L	L	L	н	L	Data output	Active
Output Deselect	L	L	L	Н	н	High impedance	Active
Standby	L	L	н	н	*	High impedance	Standby
Read Busy	*	*	*	*	*	High Impedance	Active

 $H: V_{IH}, \quad L: V_{IL}, \quad *: V_{IH} \text{ or } V_{IL}$ 

## DEVICE OPERATION

#### Read Mode

Read mode is set when "00H" and "30H" commands are issued to the Command register. Between the commands, start address for the Read mode need to be issued. Refer to Figure 3 below for sequence and the block diagram (Refer to the detailed timing chart.).





Figure 3. Read mode (1) operation

After the transfer period the device returns to Ready state. Serial data can be output synchronously with the  $\overline{RE}$  clock from the start address designated in the address input cycle.



The data are read out in serial from the column address which is input to the device by 05h and E0h commands with /RE clock.

Figure 4. Random Column Address Change in Serial Read

### Auto Page Program Operation

The device carries out an Automatic Page Program operation when it receives a "10H" Program command after the address and data have been input. The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)





Figure 7. Auto Page Program operation

#### Auto Block Erase

The Auto Block Erase operation starts on the rising edge of  $\overline{\mathsf{WE}}$  after the Erase Start command "DOH" which follows the Erase Setup command "60H". This two-cycle process for Erase operations acts as an extra layer of protection from accidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.



### ID Read

The device contains ID code which identify the device type, the manufacturer, and some features of the device. The ID codes can be read out under the following timing conditions:




Figure 13	ID Read	timing
-----------	---------	--------

Tal	ole 6. Code table									
	Descripton	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	Hex Data
1 <sup>st</sup> Data	Maker Code	1	0	0	1	1	0	0	0	98H
2 <sup>nd</sup> Data	Device Code	1	1	1	1	0	0	0	1	F1H
3 <sup>rd</sup> Data	Chip Number, Cell Type, PGM Page	0 or 1	0	0	0	0	0	0	0	80H or 00H
4 <sup>th</sup> Data	Page Size, Block Size, Redundant Size, Organization	0 or 1	0	0	1	0	1	0	1	95H or 15H
5 <sup>th</sup> Data	Plane Number, Plane Size	0 or 1	1	0	0	0	0	0	0	40H or C0H

3<sup>rd</sup> Data

	Descripton	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
	1							0	0
Internal Chin Number	2							0	1
Internal Chip Number	4							1	0
	8							1	1
	2 level cell					0	0		
	4 level cell					0	1		
Cell Type	8 level cell					1	0		
	16 level cell					1	1		
	1			0	0				
Number of simultaneously	2			0	1				
programmed pages	4			1	0				
	8			1	1				
Reserved 1			0						
Reserved 2		0 or 1							

#### 4<sup>rd</sup> Data

	Descripton	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
	1KB							0	0
Page Size	2KB							0	1
(without redundant area)	4KB							1	0
	8KB							1	1
	64KB			0	0				
Block Size	128KB			0	1				
(without redundant area)	256KB			1	0				
	512KB			1	1				
	8					0	0		
Redundant area size	16					0	1		
(byte/512byte)	Reserved					1	0		
	Reserved					1	1		
Organization	X8		0						
Organization	X16		1						
Reserved		0 or 1							

5<sup>th</sup> Data

	Descripton	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
	1					0	0		
Plane Number	2					0	1		
Plane Number	4					1	0		
	8					1	1		
	64Mb		0	0	0				
	128Mb		0	0	1				
	256Mb		0	1	0				
Plane Size	512Mb		0	1	1				
	1Gb		1	0	0				
	2Gb		1	0	1				
	4Gb		1	1	0				
	8Gb		1	1	1				
Reserved		0 or 1						0	0

### Status Read

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass /fail) of a Program or Erase operation, and determine whether the device is in Protect mode. The device status is output via the I/O port on the  $\overline{\mathsf{RE}}$  clock after a "70H" command input.

The resulting information is outlined in Table 5.

	STATUS		OUTPUT	]
I/O1	Chip Status 1	Pass: 0	Fail: 1	
I/O2	Not Used	0 or 1		
I/O3	Not Used	0		The Pass/Fail status on I/O1 is only
I/O4	Not Used	0		valid when the device is in the Ready state.
I/O5	Not Used	0		- State.
I/O6	Ready/Busy	Ready: 1	Busy: 0	
I/07	Not Used	0 or 1		
I/O8	Write Protect	Protect: 0	Not Protected: 1	

Table 5. Status output table

An application example with multiple devices is shown in Figure 6.





Figure 6. Status Read timing application example

System Design Note: If the  $RY / \overline{BY}$  pin signals from multiple devices are wired together as shown in the diagram, the Status Read function can be used to determine the status of each individual device.

#### Reset

The Reset mode stops all operations. For example, in the case of a Program or Erase operation the internally generated voltage is discharged to 0 volts and the device enters Wait state.

The response to an "FFH" Reset command input during the various device operations is as follows:




## **APPLICATION NOTES AND COMMENTS**

#### (1) Power-on/off sequence:

The timing sequence shown in Figure 15 is necessary for power-on/off sequence.

The device internal initialization start after the power supply reaches appropriate level in power on sequence. During the initialization the device Ready/Busy signal outputs Busy state as shown in the Figure-15. In this time period, the acceptable commands are FFh or 70h.

The  $\overline{WP}$  signal is useful for protecting against data corruption at power-on/off.



#### (2) Status after power-on

The following sequence is necessary because some input signals may not be stable at power-on.





(3) Prohibition of unspecified commands


The operation commands are listed in Table 3. Input of a command other than those specified in Table 3 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.

(4) Restriction of command while Busy state


During Busy state, do not input any command except 70H, and FFH.

(5) Acceptable commands after Serial Input command "80H"

Once the Serial Input command "80H" has been input, do not input any command other than the Column Address Change in Auto Program command "10H" or the Reset command "FFH".



If a command other than "10H" or "FFH" is input, the Program operation is not performed and the device operation is set to the mode which the input command specifies..



(6) Addressing for program operation

Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to MSB (most significant bit) page of the block. Random page address programming is prohibited.





Figure 17. page programming within a block

(7) Status Read during a Read operation




The device status can be read out by inputting the Status Read command "70H" in Read mode. Once the device has been set to Status Read mode by a "70H" command, the device will not return to Read mode.

Therefore, a Status Read during a Read operation is prohibited.


However, when the Read command "00H" is input during [A], Status mode is reset and the device returns to Read mode. In this case, data output starts automatically from address N and address input is unnecessary

(8) Auto programming failure



(9)  $RY / \overline{BY}$ : termination for the Ready/Busy pin  $(RY / \overline{BY})$ 

A pull-up resistor needs to be used for termination because the  $RY / \overline{BY}$  buffer consists of an open drain circuit.







#### (10) Note regarding the $\overline{WP}$ signal

The Erase and Program operations are automatically reset when  $\overline{WP}$  goes Low. The operations are enabled and disabled as follows:


#### Enable Programming




Disable Programming



Enable Erasing



**Disable Erasing** 



#### (11) When five address cycles are input

Although the device may read in a fifth address, it is ignored inside the chip.






Figure 22.





Figure 23.

(12) Several programming cycles on the same page (Partial Page Program)

A page can be divided into up to 8 segments as follows  $\div$ 

Data area (column address 0 to 2047)	: 512 bytes x 4 segments
1 <sup>st</sup> segment: column address 0 to 511	
2 <sup>nd</sup> segment: column address 512 to 10	23
3 <sup>rd</sup> segment: column address 1024 to 14	535
4 <sup>th</sup> segment: column address 1536 to 20	047
Redundant area (column address 2048 to 2111)	: 16 bytes x 4 segments
1 <sup>st</sup> segment: column address 2048 to 20	)63
2 <sup>nd</sup> segment: column address 2064 to 2	079
3 <sup>rd</sup> segment: column address 2080 to 20	095
4 <sup>th</sup> segment: column address 2096 to 2	111


. Each segment can be programmed individually as follows:



Note: The input data for unprogrammed or previously programmed page segments must be "1" (i.e. the inputs for all page bytes outside the segment which is to be programmed should be set to all "1").

#### (13) Invalid blocks (bad blocks)

The device occasionally contains unusable blocks. Therefore, the following issues must be recognized:



At the time of shipment, all data bytes in a valid block are FFH. For bad blocks, all bytes are not in the FFH state. Please don't perform erase operation to bad blocks.


Check if the device has any bad blocks after installation into the system. Figure 27 shows the test flow for bad block detection. Bad blocks which are detected by the test flow must be managed as unusable blocks by the system.

A bad block does not affect the performance of good blocks because it is isolated from the bit line by the select gate

The number of valid blocks at the time of shipment is as follows:

	MIN	TYP.	MAX	UNIT
Valid (Good) Block Number	1004	-	1024	Block

## Bad Block Test Flow



\*1 : No erase operation is allowed to detected bad blocks

Figure 27.

(14) Failure phenomena for Program and Erase operations


The device may fail during a Program or Erase operation.

The following possible failure modes should be considered when implementing a highly reliable system.

FAILURE MODE		DETECTION AND COUNTERMEASURE SEQUENIE		
Block Erase Failure		Status Read after Erase $\rightarrow$ Block Replacement		
Page	Programming Failure	Status Read after Program $\rightarrow$ Block Replacement		
Single Bit	Programming Failure	(1) Block Verify after Program $\rightarrow$ Retry		
	"1 to 0 "	(2) ECC		

- ECC : Error Correction Code .
- Block Replacement

Program



When an error happens in Block A, try to reprogram the data into another Block (Block B) by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using another appropriate scheme).

#### Erase


When an error occurs in an Erase operation, prevent future accesses to this bad block (again by creating a table within the system or by using another appropriate scheme).

(15) Do not turn off the power before write/erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before write/erase operation is complete will cause loss of data and/or damage to data.

# Package Dimensions

#### TSOPI48-P-1220-0.50

Unit: mm



Weight: 0.53 g (typ.)