

Preliminary W91312N



TONE/PULSE DIALER WITH REDIAL FUNCTION

GENERAL DESCRIPTION


The W91312N are monolithic ICs that provide the necessary signals for either pulse or tone dialing. The W91312 N feature a redial memory.

FEATURES

- DTMF/Pulse switchable dialer
- 32 digits for redial memory
- Pulse-to-tone (P→T) keypad for long distance call operation
- Break/Make ratio is selectable by pin option
- Uses 4 × 4 keyboard
- Easy operation with redial, flash, pause, and P→T keypads
- Pause, P→T (pulse-to-tone) can be stored as a digit in memory
- Minimum tone output duration: 93 mS
- Minimum intertone pause: 93 mS
- On-chip power-on reset
- Uses 3.579545 MHz crystal or ceramic resonator
- Packaged in 18-pin plastic DIP
- The different dialers in the W91310 series are shown in the following table:

TYPE NO.	PULSE (ppS)	FLASH (mS)	FLASH PAUSE (S)	PAUSE (S)
W91312N	10/20	600/100/300/73	1.0	3.6/2.0

PIN CONFIGURATION



Preliminary W91312N




PIN DESCRIPTION

SYMBOL	PIN	I/O	FUNCTION																																				
Column-Row Inputs	1-4 & 15-18	I	The keyboard input may be from either the standard 4 × 4 keyboard or an inexpensive single contact (form A) keyboard. Electronic input from a μC can also be used. A valid key entry is defined as a single row being connected to a single column.																																				
XT, $\overline{\text{XT}}$	7, 8	I, O	A built-in inverter provides oscillation with an inexpensive 3.579545 MHz crystal or ceramic resonator.																																				
T/P $\overline{\text{MUTE}}$	9	O	The T/P $\overline{\text{MUTE}}$ is a conventional CMOS N-channel open drain output. The output transistor is switched on during pulse and tone mode dialing sequence and flash break. Otherwise, it is switched off.																																				
MODE	13	I	Pulling mode pin to VSS places the dialer in tone mode. Pulling mode pin to VDD places the dialer in pulse mode (10 ppS). Leaving mode pin floating places the dialer in pulse mode (20 ppS).																																				
$\overline{\text{HKS}}$	10	I	Hook switch input. $\overline{\text{HKS}} = 1$: On-hook state. Chip in sleeping mode, no operation. $\overline{\text{HKS}} = 0$: Off-hook state. Chip enabled for normal operation. The $\overline{\text{HKS}}$ pin is pulled to VDD by an internal resistor.																																				
$\overline{\text{DP}}$	11	O	N-channel open drain dialing pulse output (Figure 1). Flash key will cause $\overline{\text{DP}}$ to go active in both pulse mode and tone mode.																																				
DTMF	12	O	In pulse mode, remains in low state at all times. In tone mode, outputs a dual or single tone. Detailed timing diagram for tone mode is shown in Figure 2(a, b). <div style="text-align: center; border: 1px solid black; padding: 5px; margin: 10px 0;"> <table border="1"> <thead> <tr> <th colspan="4">OUTPUT FREQUENCY</th> </tr> <tr> <th></th> <th>Specified</th> <th>Actual</th> <th>Error %</th> </tr> </thead> <tbody> <tr> <td>R1</td> <td>697</td> <td>699</td> <td>+0.28</td> </tr> <tr> <td>R2</td> <td>770</td> <td>766</td> <td>-0.52</td> </tr> <tr> <td>R3</td> <td>852</td> <td>848</td> <td>-0.47</td> </tr> <tr> <td>R4</td> <td>941</td> <td>948</td> <td>+0.74</td> </tr> <tr> <td>C1</td> <td>1209</td> <td>1216</td> <td>+0.57</td> </tr> <tr> <td>C2</td> <td>1336</td> <td>1332</td> <td>-0.30</td> </tr> <tr> <td>C3</td> <td>1477</td> <td>1472</td> <td>-0.34</td> </tr> </tbody> </table> </div>	OUTPUT FREQUENCY					Specified	Actual	Error %	R1	697	699	+0.28	R2	770	766	-0.52	R3	852	848	-0.47	R4	941	948	+0.74	C1	1209	1216	+0.57	C2	1336	1332	-0.30	C3	1477	1472	-0.34
OUTPUT FREQUENCY																																							
	Specified	Actual	Error %																																				
R1	697	699	+0.28																																				
R2	770	766	-0.52																																				
R3	852	848	-0.47																																				
R4	941	948	+0.74																																				
C1	1209	1216	+0.57																																				
C2	1336	1332	-0.30																																				
C3	1477	1472	-0.34																																				
VDD, VSS	14, 6	I	Power input pins.																																				
B/M	5	I	The break make ratio is 60:40 if B/M = 1 and is 66.6:33.3 if B/M = 0. This pin has no function in DTMF mode.																																				

Preliminary W91312N



BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Keyboard Operation

C1	C2	C3	C4	
1	2	3		R1
4	5	6	F1	R2
7	8	9	F2	R3
*/T	0	#	R/P1	R4
R/P2	R	F3	F4	Vx

- R/P1, R/P2: Redial and pause function key, P1 is 3.6 sec. and P2 is 2.0 sec.
- */T: * in tone mode and P→T in pulse mode
- F1, ..., F4: Flash keys, the flash break time of F1 = 600 mS, F2 = 100 mS, F3 = 300 mS, F4 = 73 mS
- R: One-key redial function

Notes: D1, ..., Dn, D1', ..., Dn': 0, ..., 9, */T, #

R/P: R/P1 or R/P2.

Fn: F1, ..., F4

Publication Release Date: May 2000

Revision A1



Normal Dialing

OFF HOOK , D1 , D2 , ..., Dn

1. D1, D2, ..., Dn will be dialed out.
2. Dialing length is unlimited, but redial is inhibited if length oversteps 32 digits.

Redialing

OFF HOOK , D1 , D2 , ..., Dn BUSY, COME ON HOOK , OFF HOOK , R/P

The R/P key can execute redial function only as the first key-in after off-hook; otherwise, it will execute pause function.

Access Pause

OFF HOOK , D1 , D2 , R/P , D3 , ..., Dn

1. The pause function can be stored in memory.
2. The pause function is executed in normal dialing or memory dialing.
3. The pause function timing diagram is shown in Figure 3.

Pulse-to-tone (*T)

OFF HOOK , D1 , D2 , ..., Dn , */T , D1' , D2' , ..., Dn'

1. If the mode switch is set to pulse mode, then the output signal will be:
D1, D2, ..., Dn, Pause, D1', D2', ..., Dn'
(Pulse) (Tone)
2. If the mode switch is set to tone mode, then the output signal will be:
D1, D2, ..., Dn, */T, D1, D2, ..., Dn,
(Tone) (Pause) (Tone)
3. The dialer remains in tone mode when the digits have been dialed out and can be reset to pulse mode only by going on-hook.
4. The P→T function timing diagram is shown in Figure 4.

Flash

OFF HOOK , F

1. Flash key can't be stored as a digit in memory.
2. The system will return to the initial state after the break time is finished.
3. The flash function timing diagram is shown in Figure 5.

Preliminary W91312N



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
DC Supply Voltage	VDD-VSS	-0.3 to +7.0	V
Input/Output Voltage	VIL	VSS -0.3	V
	VIH	VDD +0.3	V
	VOL	VSS -0.3	V
	VOH	VDD +0.3	V
Power Dissipation	PD	120	mW
Operating Temperature	TOPR	-20 to +70	°C
Storage Temperature	TSTG	-55 to +125	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

DC CHARACTERISTICS

(VDD-VSS = 2.5V, Fosc. = 3.58 MHz, TA = 25° C, all outputs unloaded)

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Voltage	VDD		2.0	-	5.5	V
Operating Current	IOP	Tone	-	0.3	0.5	mA
		Pulse	-	0.15	0.3	mA
Standby Current	ISB	$\overline{\text{HKS}} = 0$, No load, & No key entry	-	-	15	μA
Memory Retention Current	IMR	$\overline{\text{HKS}} = 1$, VDD = 1.0V	-	-	0.2	μA
DTMF Output Voltage	VTO	Row group, RL = 5 KΩ	130	150	170	mVrms
Pre-emphasis		Col/Row, VDD = 2.0 to 5.5V	1	2	3	dB
DTMF Distortion	THD	RL = 5 KΩ, VDD = 2.0 to 5.5V	-	-30	-23	dB
DTMF Output DC Level	VTDC	RL = 5 KΩ, VDD = 2.0 to 5.5V	1.0	-	3.0	V
DTMF Output Sink Current	ITL	VTO = 0.5V	0.2	-	-	mA
$\overline{\text{DP}}$ Output Sink Current	IPL	VPO = 0.5V	0.5	-	-	mA
T/P $\overline{\text{MUTE}}$ Output Sink Current	IML	VMO = 0.5V	0.5	-	-	mA
$\overline{\text{HKS}}$ I/P Pull-high Resistor	RKH		-	300	-	KΩ

Publication Release Date: May 2000

Preliminary W91312N



DC Characteristics, continued

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Keypad Input Drive Current	IKD	$V_I = 0V$	30	-	-	μA
Keypad Input Sink Current	IKS	$V_I = 2.5V$	200	400	-	μA
Keypad Resistance			-	-	5.0	$K\Omega$

AC CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Keypad Active in Debounce	TKID		-	20	-	mS
Key Release Debounce	TKRD		-	20	-	mS
Pre-digit Pause ¹	TPDP1 10 ppS	B/M = 1	-	40	-	mS
		B/M = 0	-	33.3	-	
Pre-digit Pause ²	TPDP2 20 ppS	B/M = 1	-	20	-	mS
		B/M = 0	-	16.7	-	
Interdigit Pause (Auto dialing)	TIDP	10 ppS	-	800	-	mS
		20 ppS	-	500	-	
Make/Break Ratio	M/B	B/M = 1	-	40:60	-	%
		B/M = 0	-	33:67	-	
DTMF Output Duration	TTD	Auto Dialing	-	100	-	mS
Intertone Pause	TITP	Auto Dialing	-	100	-	mS
Flash Break Time	TFB	F1	-	600	-	mS
		F2	-	100	-	
		F3	-	300	-	
		F4	-	73	-	
Flash Pause Time	TFP	-	-	1.0	-	S
Pause Time	TP	Pause 1	-	3.6	-	S
		Pause 2	-	2.0	-	

Notes:

1. Crystal parameters suggested for proper operation are $R_s < 100 \Omega$, $L_m = 96 \text{ mH}$, $C_m = 0.02 \text{ pF}$, $C_n = 5 \text{ pF}$, $C_l = 18 \text{ pF}$, $F_{osc} = 3.579545 \text{ MHz} \pm 0.02\%$.

2. Crystal oscillator accuracy directly affects these times.



TIMING WAVEFORMS




Figure 1(a). Pulse Mode Timing Diagram




Figure 1(b). Pulse Mode Timing Diagram



Timing Waveforms, continued




Figure 2(a). Tone Mode Timing Diagram




Figure 2(b). Tone Mode Auto Dialing Timing Diagram



Timing Waveforms, continued




Figure 3. Pause Function Timing Diagram




Figure 4. Pulse-to-tone Function Timing Diagram

Preliminary W91312N



Timing Waveforms, continued




Figure 5. Flash Function Timing Diagram



Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5792766
<http://www.winbond.com.tw/>
Voice & Fax-on-demand: 8862-27197006

Taipei Office

11F, No. 115, Sec. 3, MinSheng East Rd.,
Taipei, Taiwan
TEL: 8862-27190505
FAX: 8862-27197502

Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,
No. 378 Kwun Tong Rd;
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

Winbond Electronics North America Corp.

Winbond Memory Lab.
Winbond Microelectronics Corp.
Winbond Systems Lab.
2727 N. First Street, San Jose,
CA 95134, U.S.A.
TEL: 408-9436666
FAX: 408-5441798

Note: All data and specifications are subject to change without notice.

TYPICAL APPLICATION CIRCUIT

