HM629127HB Series

131072-word × 9-bit High Speed CMOS Static RAM

HITACHI

ADE-203-738 (Z)
Preliminary
Rev. 0.0
Feb. 4, 1997

Description

The HM629127HB is an asyncronous high speed static RAM organized as 128-k word × 9-bit. It realize high speed access time (15/20 ns) with employing 0.8 µm shrink CMOS process and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. The HM629127HB is packaged in 400-mil 36-pin SOJ for high density surface mounting.

Features

- Single 5 V supply
- Access time 15/20 ns (max)
- Completely static memory
    — No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible
    — All inputs and outputs
- 400-mil 36-pin SOJ package
- Center V_{CC} and V_{SS} type pinout

Ordering Information

| Type No.	Access time	Package
HM629127HBJP-15	15 ns	400-mil 36-pin plastic SOJ (CP-36D)
HM629127HBJP-20	20 ns	
HM629127HBLJP-15	15 ns	
HM629127HBLJP-20	20 ns	

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

Hitachi
semiconductor

HM629127HB Series

Pin Arrangement

HM629127HBJP/HBLJP Series

```
        NC  ┌─┐ 1      ∪       36 ┌─┐  A4
        A3  ┌─┐ 2              35 ┌─┐  A5
        A2  ┌─┐ 3              34 ┌─┐  A6
        A1  ┌─┐ 4              33 ┌─┐  A7
        A0  ┌─┐ 5              32 ┌─┐  OE
        CS  ┌─┐ 6              31 ┌─┐  I/O9
       I/O1 ┌─┐ 7              30 ┌─┐  I/O8
       I/O2 ┌─┐ 8              29 ┌─┐  I/O7
       Vcc  ┌─┐ 9              28 ┌─┐  Vss
       Vss  ┌─┐ 10             27 ┌─┐  Vcc
       I/O3 ┌─┐ 11             26 ┌─┐  I/O6
       I/O4 ┌─┐ 12             25 ┌─┐  I/O5
        WE  ┌─┐ 13             24 ┌─┐  A8
       A16  ┌─┐ 14             23 ┌─┐  A9
       A15  ┌─┐ 15             22 ┌─┐  A10
       A14  ┌─┐ 16             21 ┌─┐  A11
       A13  ┌─┐ 17             20 ┌─┐  A12
        NC  ┌─┐ 18             19 ┌─┐  NC
```

(Top view)

Pin Description

Pin name	Function
A0 to A16	Address input
I/O1 to I/O9	Data input/output
$\overline{CS}$	Chip select
$\overline{OE}$	Output enable
$\overline{WE}$	Write enable
V_{CC}	Power supply
V_{SS}	Ground
NC	No connection

HITACHI

Block Diagram

(LSB)
A3
A2
A1
A0
A7
A6
A5
A4
(MSB)

Row decoder

CS

Memory matrix
256 rows ×
512 columns × 9 bit
(1,179,648 bits)

V_{CC}

V_{SS}

I/O1
.
.
.
I/O9

Input data control

Column I/O

Column decoder

CS

(LSB) A13 A12 A11 A14 A15 A16 A10 A9 A8 (MSB)

$\overline{WE}$
$\overline{CS}$

$\overline{OE}$

CS

Function Table

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	V_{CC} current	I/O	Ref. cycle
H	×	×	Standby	I_{SB}, I_{SB1}	High-Z	—
L	H	H	Output disable	I_{CC}	High-Z	—
L	L	H	Read	I_{CC}	Dout	Read cycle (1) to (3)
L	H	L	Write	I_{CC}	Din	Write cycle (1)
L	L	L	Write	I_{CC}	Din	Write cycle (2)

Note: ×: H or L

HITACHI

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V_{SS}	V_{CC}	−0.5 to +7.0	V
Voltage on any pin relative to V_{SS}	V_T	−0.5[*1] to V_{CC}+0.5	V
Power dissipation	P_T	1.0[*2]/1.5[*3]	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	−55 to +125	°C
Storage temperature under bias	Tbias	−10 to +85	°C

Notes: 1. V_T min = −2.5 V for pulse width (under shoot) ≤ 10 ns
   2. At still air condition
   3. At air flow ≥ 1.0 m/s

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}[*2]	4.5	5.0	5.5	V
	V_{SS}[*3]	0	0	0	V
Input voltage	V_{IH}	2.2	—	V_{CC} + 0.5	V
	V_{IL}	−0.5[*1]	—	0.8	V

Notes: 1. V_{IL} min = −2.0 V for pulse width (under shoot) ≤ 10 ns
   2. The supply voltage with all V_{CC} pins must be on the same level.
   3. The supply voltage with all V_{SS} pins must be on the same level.

HITACHI

DC Characteristics $(Ta = 0 \text{ to } +70°C, V_{CC} = 5V \pm 10\%, V_{SS} = 0V)$

Parameter		Symbol	Min	Typ*¹	Max	Unit	Test conditions
Input leakage current		II$_{LI}$I	—	—	2	μA	Vin = V_{SS} to V_{CC}
Output leakage current		II$_{LO}$I	—	—	2	μA	Vin = V_{SS} to V_{CC}
Operation power supply current	15 ns cycle I$_{CC}$	—	120	180	mA	$\overline{CS}$ = V_{IL}, Iout = 0 mA Other inputs = V_{IH}/V_{IL}
	20 ns cycle I$_{CC}$	—	100	150		
Standby power supply current	15 ns cycle I$_{SB}$	—	55	100	mA	$\overline{CS}$ = V_{IH}, Other inputs = V_{IH}/V_{IL}
	20 ns cycle I$_{SB}$	—	45	80		
	I$_{SB1}$	—	—	2	mA	$V_{CC} \geq \overline{CS} \geq V_{CC}$ - 0.2 V, (1) 0 V ≤ Vin ≤ 0.2 V or (2) $V_{CC} \geq$ Vin $\geq V_{CC}$ - 0.2 V
		—*²	—*²	0.2*²		
Output voltage	V$_{OL}$	—	—	0.4	V	I$_{OL}$ = 8 mA
	V$_{OH}$	2.4	—	—	V	I$_{OH}$ = −4 mA

Notes: 1. Typical values are at V_{CC} = 5.0 V, Ta = +25°C and not guaranteed.
2. This characteristics is guaranteed only for L-version.

Capacitance $(Ta = +25°C, f = 1.0 \text{ MHz})$

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance*¹	Cin	—	—	6	pF	Vin = 0 V
Input/output capacitance*¹	C$_{I/O}$	—	—	8	pF	$V_{I/O}$ = 0 V

Note: 1. This parameter is sampled and not 100% tested.

HITACHI

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5V ± 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: 0 V to 3.0 V
- Input rise and fall time: 3 ns
- Input and output timing reference levels: 1.5V
- Output load: See figures (Including scope and jig)

Output load (A)

Output load (B)
(for t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{WHZ}, and t_{OW})

Read Cycle

Parameter	Symbol	HM629127HB-15		HM629127HB-20		Unit	Notes
		Min	Max	Min	Max		
Read cycle time	t_{RC}	15	—	20	—	ns	
Address access time	t_{AA}	—	15	—	20	ns	
Chip select access time	t_{ACS}	—	15	—	20	ns	
Output enable to outpput valid	t_{OE}	—	8	—	10	ns	
Output hold from address change	t_{OH}	5	—	5	—	ns	
Chip select to output in low-Z	t_{CLZ}	3	—	3	—	ns	1
Output enable to output in low-Z	t_{OLZ}	1	—	1	—	ns	1
Chip deselect to output in high-Z	t_{CHZ}	—	7	—	7	ns	1
Output disable to output in high-Z	t_{OHZ}	—	7	—	7	ns	1
Chip selection to power up time	t_{PU}	0	—	0	—	ns	
Chip selection to power down time	t_{PD}	—	15	—	20	ns	

HITACHI

Write Cycle

Parameter	Symbol	HM629127HB-15		HM629127HB-20		Unit	Notes
		Min	Max	Min	Max		
Write cycle time	t_{WC}	15	—	20	—	ns	
Address valid to end of write	t_{AW}	12	—	15	—	ns	
Chip select to end of write	t_{CW}	10	—	12	—	ns	9
Write pulse width	t_{WP}	10	—	12	—	ns	8
Address setup time	t_{AS}	0	—	0	—	ns	6
Write recovery time	t_{WR}	0	—	0	—	ns	7
Data to write time overlap	t_{DW}	8	—	10	—	ns	
Data hold from write time	t_{DH}	0	—	0	—	ns	
Write disable to output in low-Z	t_{OW}	3	—	3	—	ns	1
Output disable to output in high-Z	t_{OHZ}	—	7	—	7	ns	1
Write enable to output in high-Z	t_{WHZ}	—	7	—	7	ns	1

Note: 1. Transition is measured ±200 mV from steady voltage with Load (B). This parameter is sampled and not 100% tested.

2. Address should be valid prior to or coincident with $\overline{CS}$ transition low.

3. $\overline{WE}$ and/or $\overline{CS}$ must be high during address transition time.

4. If $\overline{CS}$ and $\overline{OE}$ are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.

5. If the $\overline{CS}$ low transition occurs simultaneously with the $\overline{WE}$ low transition or after the $\overline{WE}$ transition, output remains a high impedance state.

6. t_{AS} is measured from the latest address transition to the later of $\overline{CS}$ or $\overline{WE}$ going low.

7. t_{WR} is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going high to the first address transition.

8. A write occurs during the overlap of a low $\overline{CS}$ and a low $\overline{WE}$. A write begins at the latest transition among $\overline{CS}$ going low and $\overline{WE}$ going low. A write ends at the earliest transition among $\overline{CS}$ going high and $\overline{WE}$ going high. t_{WP} is measured from the beginning of write to the end of write.

9. t_{CW} is measured from the later of $\overline{CS}$ going low to the the end of write.

HITACHI

Timing Waveforms

Read Timing Waveform (1) ($\overline{\text{WE}} = V_{\text{IH}}$)

Read Timing Waveform (2) ($\overline{\text{WE}} = V_{\text{IH}}$, $\overline{\text{CS}} = V_{\text{IL}}$, $\overline{\text{OE}} = V_{\text{IL}}$)

**Read Timing Waveform (3)** ($\overline{WE} = V_{IH}$, $\overline{CS} = V_{IL}$, $\overline{OE} = V_{IL}$)*²

Write Timing Waveform (1) ($\overline{WE}$ Controlled)

HITACHI

Write Timing Waveform (2) ($\overline{\text{CS}}$ Controlled)

HITACHI

Low V_{CC} Data Retention Characteristics (Ta = 0 to 70°C)

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions
V_{CC} for data retention	V_{DR}	2.0	—	—	V	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2$ V (1) 0 V ≤ Vin ≤ 0.2 V or (2) $V_{CC} \geq$ Vin $\geq V_{CC} - 0.2$ V
Data retention current	I_{CCDR}	—	2	80	μA	V_{CC} = 3 V, $V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2$ V (1) 0 V ≤ Vin ≤ 0.2 V or (2) $V_{CC} \geq$ Vin $\geq V_{CC} - 0.2$ V
Chip deselect to data retention time	t_{CDR}	0	—	—	ns	See retention waveform
Operation recovery time	t_R	5	—	—	ms	

Note: 1.   Typical values are at V_{CC} = 3.0 V, Ta = +25°C, and not guaranteed.

Low V_{CC} Data Retention Timing Waveform

Package Dimensions

HM629127HBJP/HBLJP Series (CP-36D)   Unit: mm

Hitachi Code	CP-36D
JEDEC Code	MO-061AC
EIAJ Code	SC-639
Weight	1.4 g

23.25
23.62 Max
36   19
10.16 ± 0.13
11.18 ± 0.13
1   18
0.74
1.30 Max
3.50 ± 0.26
0.43 ± 0.10
0.41 ± 0.08
1.27
0.10
$0.80 ^{+0.25}_{-0.17}$
9.40 ± 0.25
2.85 ± 0.12

HITACHI

HITACHI

HITACHI

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Feb. 4, 1997	Initial issue		