

ispGAL22V10

In-System Programmable E²CMOS PLD Generic Array Logic™

FEATURES

• IN-SYSTEM PROGRAMMABLE™ (5-V ONLY)

- 4-Wire Serial Programming Interface
- Minimum 10,000 Program/Erase Cycles
- Built-in Pull-Down on SDI Pin Eliminates Discrete Resistor on Board (ispGAL22V10C Only)

• HIGH PERFORMANCE E2CMOS® TECHNOLOGY

- 7.5 ns Maximum Propagation Delay
- -Fmax = 111 MHz
- 5 ns Maximum from Clock Input to Data Output
- UltraMOS® Advanced CMOS Technology

ACTIVE PULL-UPS ON ALL LOGIC INPUT AND I/O PINS

- COMPATIBLE WITH STANDARD 22V10 DEVICES
 - Fully Function/Fuse-Map/Parametric Compatible with Bipolar and CMOS 22V10 Devices

• E² CELL TECHNOLOGY

- In-System Programmable Logic
- 100% Tested/100% Yields
- High Speed Electrical Erasure (<100ms)
- 20 Year Data Retention

• TEN OUTPUT LOGIC MACROCELLS

Maximum Flexibility for Complex Logic Designs

• APPLICATIONS INCLUDE:

- DMA Control
- State Machine Control
- High Speed Graphics Processing
- Software-Driven Hardware Configuration
- ELECTRONIC SIGNATURE FOR IDENTIFICATION


DESCRIPTION

The ispGAL22V10, at 7.5ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E²) floating gate technology to provide the industry's first in-system programmable 22V10 device. E² technology offers high speed (<100ms) erase times, providing the ability to reprogram or reconfigure the device quickly and efficiently.


The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The ispGAL22V10 is fully function/fuse map/parametric compatible with standard bipolar and CMOS 22V10 devices. The standard PLCC package provides the same functional pinout as the standard 22V10 PLCC package with No-Connect pins being used for the ISP interface signals.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 10,000 erase/write cycles and data retention in excess of 20 years are specified.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 681-0118; 1-888-ISP-PLDS; FAX (503) 681-3037; http://www.latticesemi.com

July 1997



ORDERING INFORMATION


Commercial Grade Specifications

Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Ordering #	Package
7.5	6.5	5	140	ispGAL22V10C-7LJ	28-Lead PLCC
				ispGAL22V10C-7LK	28-Lead SSOP
				ispGAL22V10B-7LJ	28-Lead PLCC
10	7	7	140	ispGAL22V10C-10LJ	28-Lead PLCC
				ispGAL22V10C-10LK	28-Lead SSOP
				ispGAL22V10B-10LJ	28-Lead PLCC
15	10	8	140	ispGAL22V10C-15LJ	28-Lead PLCC
				ispGAL22V10C-15LK	28-Lead SSOP
				ispGAL22V10B-15LJ	28-Lead PLCC

Industrial Grade Specifications

Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Ordering #	Package
15	10	8	165	ispGAL22V10C-15LJI	28-Lead PLCC
				ispGAL22V10C-15LKI	28-Lead SSOP

PART NUMBER DESCRIPTION






OUTPUT LOGIC MACROCELL (OLMC)

The ispGAL22V10 has a variable number of product terms per OLMC. Of the ten available OLMCs, two OLMCs have access to eight product terms (pins 17 and 27), two have ten product terms (pins 18 and 26), two have twelve product terms (pins 19 and 25), two have fourteen product terms (pins 20 and 24), and two OLMCs have sixteen product terms (pins 21 and 23). In addition to the product terms available for logic, each OLMC has an additional product-term dedicated to output enable control.

The output polarity of each OLMC can be individually programmed to be true or inverting, in either combinatorial or registered mode. This allows each output to be individually configured as either active high or active low.

The ispGAL22V10 has a product term for Asynchronous Reset (AR) and a product term for Synchronous Preset (SP). These two product terms are common to all registered OLMCs. The Asynchronous Reset sets all registers to zero any time this dedicated product term is asserted. The Synchronous Preset sets all registers to a logic one on the rising edge of the next clock pulse after this product term is asserted.

NOTE: The AR and SP product terms will force the Q output of the flip-flop into the same state regardless of the polarity of the output. Therefore, a reset operation, which sets the register output to a zero, may result in either a high or low at the output pin, depending on the pin polarity chosen.



OUTPUT LOGIC MACROCELL CONFIGURATIONS

Each of the Macrocells of the ispGAL22V10 has two primary functional modes: registered, and combinatorial I/O. The modes and the output polarity are set by two bits (SO and S1), which are normally controlled by the logic compiler. Each of these two primary modes, and the bit settings required to enable them, are described below and on the following page.

REGISTERED

In registered mode the output pin associated with an individual OLMC is driven by the Q output of that OLMC's D-type flip-flop. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low). Output tri-state control is available as an individual product-term for each OLMC, and can therefore be defined by a logic equation. The D flip-flop's /Q output is fed back into the AND array, with both the true and complement of the feedback available as inputs to the AND array.


NOTE: In registered mode, the feedback is from the /Q output of the register, and not from the pin; therefore, a pin defined as registered is an output only, and cannot be used for dynamic I/O, as can the combinatorial pins.

COMBINATORIAL I/O


In combinatorial mode the pin associated with an individual OLMC is driven by the output of the sum term gate. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low). Output tri-state control is available as an individual product-term for each output, and may be individually set by the compiler as either "on" (dedicated output), "off" (dedicated input), or "product-term driven" (dynamic I/O). Feedback into the AND array is from the pin side of the output enable buffer. Both polarities (true and inverted) of the pin are fed back into the AND array.



REGISTERED MODE




COMBINATORIAL MODE





ispGAL22V10 LOGIC DIAGRAM / JEDEC FUSE MAP





Specifications *ispGAL22V10C ispGAL22V10B*

ABSOLUTE MAXIMUM RATINGS(1)

Supply voltage V _{CC}	0.5 to +7V
Input voltage applied	2.5 to V _{cc} +1.0V
Off-state output voltage applied	$2.5 \text{ to V}_{CC} + 1.0 \text{V}$
Storage Temperature	65 to 150°C
Ambient Temperature with	
Power Applied	55 to 125°C
1. Stresses above those listed under the "Ab	solute Maximum

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

RECOMMENDED OPERATING COND.

Commercial Devices:

Ambient Temperature (T_A) 0 to +75°C Supply voltage (V_{CC}) with Respect to Ground +4.75 to +5.25V

Industrial Devices:

Ambient Temperature (T_A)-40 to 85°C Supply voltage (V_{CC}) with Respect to Ground+4.50 to +5.50V

DC ELECTRICAL CHARACTERISTICS

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.⁴	MAX.	UNITS
VIL	Input Low Voltage		Vss - 0.5	_	0.8	V
VIH	Input High Voltage		2.0		Vcc+1	V
I⊩	Input or I/O Low Leakage Current ¹	$0V \leq V_{IN} \leq V_{IL}$ (MAX.)	_		-100	μА
	SDI Low Leakage Current ²	$0V \leq V_{IN} \leq V_{IL} (MAX.)$	_		250	μΑ
Iн	Input or I/O High Leakage Current	3.5V ≤ V IN ≤ V CC	_		10	μΑ
	SDI High Leakage Current ²	VIN = VOH (MIN.)	_		1	mA
V OL	Output Low Voltage	IoL = MAX. Vin = VIL or VIH	_	_	0.5	V
Vон	Output High Voltage	IOH = MAX. Vin = VIL or VIH	2.4		_	V
I OL	Low Level Output Current		_	_	16	mA
Іон	High Level Output Current		_	_	-3.2	mA
los ³	Output Short Circuit Current	$V_{CC} = 5V$ $V_{OUT} = 0.5V$ $T_{A} = 25^{\circ}C$	-30	_	-130	mA

COMMERCIAL

Icc	Operating Power	V IL = 0.5V V IH = 3.0V	L -7/-10/-15	_	90	140	mA
	Supply Current	f _{toggle} = 15MHz Outputs Open					

INDUSTRIAL

Ic	CC	Operating Power	$V_{IL} = 0.5V$ $V_{IH} = 3.0V$	L -15	_	90	165	mA
		Supply Current	f _{toggle} = 15MHz Outputs Open					

¹⁾ The leakage current is due to the internal pull-up on all pins (except SDI on ispGAL22V10C). See **Input Buffer** section for more information.

²⁾ The leakage current is due to the internal pull-down on the SDI pin (ispGAL22V10C only). See **Input Buffer** section for more information.

³⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.

⁴⁾ Typical values are at Vcc = 5V and TA = 25 °C

Specifications *ispGAL22V10C ispGAL22V10B*

AC SWITCHING CHARACTERISTICS

Over Recommended Operating Conditions

			C	MC	C	OM	COM	I/IND	
DADAMETED	TEST	DESCRIPTION	-	7	-1	10	-1	15	UNITS
PARAMETER	COND.1	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
t pd	A	Input or I/O to Combinatorial Output	-	7.5	_	10	_	15	ns
tco	А	Clock to Output Delay	_	5	_	7	_	8	ns
t cf ²	_	Clock to Feedback Delay	_	2.5	_	2.5	_	2.5	ns
t su₁	_	Setup Time, Input or Feedback before Clock↑	6.5		7		10	_	ns
t su ₂	_	Setup Time, SP before Clock↑	10		10	_	10	_	ns
t h		Hold Time, Input or Feedback after Clock↑	0	_	0	_	0	_	ns
	A	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	87	_	71.4	_	55.5	_	MHz
f max ³	А	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	111	_	105	_	80	_	MHz
	А	Maximum Clock Frequency with No Feedback	111	_	105	_	83.3	_	MHz
t wh	_	Clock Pulse Duration, High	4	_	4	_	6	_	ns
twl	_	Clock Pulse Duration, Low	4	_	4	_	6	_	ns
t en	В	Input or I/O to Output Enabled	_	8	_	10	_	15	ns
t dis	С	Input or I/O to Output Disabled	_	8	_	10	_	15	ns
t ar	Α	Input or I/O to Asynchronous Reset of Register	_	13	_	13	_	20	ns
t arw	_	Asynchronous Reset Pulse Duration	8	_	8	_	15	_	ns
t arr	_	Asynchronous Reset to Clock Recovery Time	8	_	8	_	10	_	ns
t spr	_	Synchronous Preset to Clock Recovery Time	10	_	10	_	10	_	ns

¹⁾ Refer to **Switching Test Conditions** section.

CAPACITANCE ($T_A = 25^{\circ}C$, f = 1.0 MHz)


SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C ₁	Input Capacitance	8	pF	$V_{CC} = 5.0V, V_{I} = 2.0V$
C _{I/O}	I/O Capacitance	8	pF	$V_{CC} = 5.0V, V_{VO} = 2.0V$

^{*}Characterized but not 100% tested.


²⁾ Calculated from fmax with internal feedback. Refer to fmax Description section.

³⁾ Refer to fmax Description section.


SWITCHING WAVEFORMS




Combinatorial Output




Registered Output




Input or I/O to Output Enable/Disable




Clock Width



fmax with Feedback




Synchronous Preset




Asynchronous Reset

fmax DESCRIPTIONS




fmax with External Feedback 1/(tsu+tco)

Note: fmax with external feedback is calculated from measured tsu and tco.



fmax with No Feedback

Note: fmax with no feedback may be less than 1/twh + twl. This is to allow for a clock duty cycle of other than 50%.



fmax with Internal Feedback 1/(tsu+tcf)

Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.


SWITCHING TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns 10% – 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure)

• • • • • • • • • • • • • • • • • • • •					
t Condition	R ₁	R ₂	CL		
	300Ω	390Ω	50pF		
Active High	∞	390Ω	50pF		
Active Low	300Ω	390Ω	50pF		
Active High	∞	390Ω	5pF		
Active Low	300Ω	390Ω	5pF		
	Active High Active Low Active High	$\begin{array}{ccc} & 300\Omega \\ \text{Active High} & \infty \\ \text{Active Low} & 300\Omega \\ \text{Active High} & \infty \end{array}$	$\begin{array}{ccc} 300\Omega & 390\Omega \\ \text{Active High} & \infty & 390\Omega \\ \text{Active Low} & 300\Omega & 390\Omega \\ \text{Active High} & \infty & 390\Omega \\ \end{array}$		



 $^{\star}\mathrm{C}_{\, \mathrm{L}}$ INCLUDES TEST FIXTURE AND PROBE CAPACITANCE



ELECTRONIC SIGNATURE

An electronic signature (ES) is provided in every ispGAL22V10 device. It contains 64 bits of reprogrammable memory that can contain user-defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

The electronic signature is an additional feature not present in other manufacturers' 22V10 devices. To use the extra feature of the user-programmable electronic signature it is necessary to choose a Lattice Semiconductor 22V10 device type when compiling a set of logic equations. In addition, many device programmers have two separate selections for the device, typically an ispGAL22V10 and a ispGAL22V10-UES (UES = User Electronic Signature) or ispGAL22V10-ES. This allows users to maintain compatibility with existing 22V10 designs, while still having the option to use the GAL device's extra feature.

The JEDEC map for the ispGAL22V10 contains the 64 extra fuses for the electronic signature, for a total of 5892 fuses. However, the ispGAL22V10 device can still be programmed with a standard 22V10 JEDEC map (5828 fuses) with any qualified device programmer.

SECURITY CELL

A security cell is provided in every ispGAL22V10 device to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by reprogramming the device, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

LATCH-UP PROTECTION

ispGAL22V10 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

DEVICE PROGRAMMING

The ispGAL22V10 device uses a standard 22V10 JEDEC fusemap file to describe the device programming information. Any third party logic compiler can produce the JEDEC file for this device.

IN-SYSTEM PROGRAMMABILITY

The ispGAL22V10 device features In-System Programmable technology. By integrating all the high voltage programming circuitry on-chip, programming can be accomplished by simply

shifting data into the device. Once the function is programmed, the non-volatile E²CMOS cells will not lose the pattern even when the power is turned off.

All necessary programming is done via four TTL level logic interface signals. These four signals are fed into the on-chip programming circuitry where a state machine controls the programming. The interface signals are Serial Data In (SDI), Serial Data Out (SDO), Serial Clock (SCLK) and Mode (MODE) control. For details on the operation of the internal state machine and programming of ispGAL22V10 devices please refer to the ISP Architecture and Programming section in this Data Book.

OUTPUT REGISTER PRELOAD


When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because certain events may occur during system operation that throw the logic into an illegal state (power-up, line voltage glitches, brownouts, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.

The ispGAL22V10 device includes circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors perform output register preload automatically.


INPUT BUFFERS

ispGAL22V10 devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices.

All input and I/O pins (except SDI on the ispGAL22V10C) also have built-in active pull-ups. As a result, floating inputs will float to a TTL high (logic 1). The SDI pin on the ispGAL22V10C has a built-in pull-down to keep the device out of the programming state if the pin is not actively driven. However, Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to an adjacent active input, Vcc, or ground. Doing so will tend to improve noise immunity and reduce Icc for the device. (See equivalent input and I/O schematics on the following page.)




POWER-UP RESET



Circuitry within the ispGAL22V10 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr, 1µs MAX). As a result, the state on the registered output pins (if they are enabled) will be either high or low on power-up, depending on the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. The timing diagram for power-up is shown below. Because of the

asynchronous nature of system power-up, some conditions must be met to provide a valid power-up reset of the ispGAL22V10. First, the Vcc rise must be monotonic. Second, the clock input must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.


INPUT/OUTPUT EQUIVALENT SCHEMATICS











ispGAL22V10C: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS




























ispGAL22V10C: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS

