

# M5M51008BFP,VP,RV,KV,KR -70VL,-10VL,-12VL,-15VL, -70VLL,-10VLL,-12VLL,-15VLL

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

## DESCRIPTION

The M5M51008BFP,VP,RV,KV,KR are a 1048576-bit CMOS static RAM organized as 131072 word by 8-bit which are fabricated using high-performance triple polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high density and low power static RAM.

They are low standby current and low operation current and ideal for the battery back-up application.

The M5M51008BVP,RV,KV,KR are packaged in a 32-pin thin small outline package which is a high reliability and high density surface mount device(SMD).Two types of devices are available.

VP,KV(normal lead bend type package),RV,KR(reverse lead bend type package). Using both types of devices, it becomes very easy to design a printed circuit board.

## FEATURES


| Type name                     | Access time (max) | Vcc      | Power supply current |                |
|-------------------------------|-------------------|----------|----------------------|----------------|
|                               |                   |          | Active (1MHz) (max)  | stand-by (max) |
| M5M51008BFP,VP,RV,KV,KR-70VL  | 70ns              | 3.3±0.3V | 10mA                 | 60µA           |
| M5M51008BFP,VP,RV,KV,KR-10VL  | 100ns             |          |                      |                |
| M5M51008BFP,VP,RV,KV,KR-12VL  | 120ns             |          |                      |                |
| M5M51008BFP,VP,RV,KV,KR-15VL  | 150ns             | 3.0±0.3V | 10mA                 | 55µA           |
| M5M51008BFP,VP,RV,KV,KR-70VLL | 70ns              |          |                      |                |
| M5M51008BFP,VP,RV,KV,KR-10VLL | 100ns             |          |                      |                |
| M5M51008BFP,VP,RV,KV,KR-12VLL | 120ns             | 3.0±0.3V | 10mA                 | 11µA           |
| M5M51008BFP,VP,RV,KV,KR-15VLL | 150ns             |          |                      |                |

- Low stand-by current 0.3µA (typ.)
- Directly TTL compatible : All inputs and outputs
- Easy memory expansion and power down by  $\overline{S}_1, S_2$
- Data hold on +2V power supply
- Three-state outputs : OR - tie capability
- OE prevents data contention in the I/O bus
- Common data I/O
- Package
  - M5M51008BFP ..... 32pin 525mil SOP
  - M5M51008BVP,RV ..... 32pin 8 X 20 mm<sup>2</sup> TSOP
  - M5M51008BKV,KR ..... 32pin 8 X 13.4 mm<sup>2</sup> TSOP


## APPLICATION

Small capacity memory units


## PIN CONFIGURATION (TOP VIEW)



Outline 32P2M-A



Outline 32P3H-E(VP), 32P3K-B(KV)



Outline 32P3H-F(RV), 32P3K-C(KR)

NC : NO CONNECTION

# M5M51008BFP,VP,RV,KV,KR -70VL,-10VL,-12VL,-15VL, -70VLL,-10VLL,-12VLL,-15VLL

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

## FUNCTION

The operation mode of the M5M51008B series are determined by a combination of the device control inputs  $\bar{S}_1, S_2, \bar{W}$  and  $\bar{OE}$ .

Each mode is summarized in the function table.

A write cycle is executed whenever the low level  $\bar{W}$  overlaps with the low level  $\bar{S}_1$  and the high level  $S_2$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\bar{W}, \bar{S}_1$  or  $S_2$ , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input  $\bar{OE}$  directly controls the output stage. Setting the  $\bar{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.


A read cycle is executed by setting  $\bar{W}$  at a high level and  $\bar{OE}$  at a low level while  $\bar{S}_1$  and  $S_2$  are in an active state ( $\bar{S}_1=L, S_2=H$ ).

When setting  $\bar{S}_1$  at a high level or  $S_2$  at a low level, the chip are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\bar{S}_1$  and  $S_2$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{CC3}$  or  $I_{CC4}$ , and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

## FUNCTION TABLE

| $\bar{S}_1$ | $S_2$ | $\bar{W}$ | $\bar{OE}$ | Mode          | DQ             | $I_{CC}$ |
|-------------|-------|-----------|------------|---------------|----------------|----------|
| X           | L     | X         | X          | Non selection | High-impedance | Stand-by |
| H           | X     | X         | X          | Non selection | High-impedance | Stand-by |
| L           | H     | L         | X          | Write         | Din            | Active   |
| L           | H     | H         | L          | Read          | Dout           | Active   |
| L           | H     | H         | H          |               | High-impedance | Active   |

## BLOCK DIAGRAM



\* Pin numbers inside dotted line show those of TSOP

# M5M51008BFP,VP,RV,KV,KR -70VL,-10VL,-12VL,-15VL, -70VLL,-10VLL,-12VLL,-15VLL

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

## ABSOLUTE MAXIMUM RATINGS

| Symbol           | Parameter             | Conditions           | Ratings                                  | Unit |
|------------------|-----------------------|----------------------|--|------|
| V <sub>CC</sub>  | Supply voltage        | With respect to GND  | -0.3*-4.6                                | V    |
| V <sub>I</sub>   | Input voltage         |                      | -0.3*-V <sub>CC</sub> + 0.3<br>(Max 4.6) | V    |
| V <sub>O</sub>   | Output voltage        |                      | 0-V <sub>CC</sub>                        | V    |
| P <sub>d</sub>   | Power dissipation     | T <sub>a</sub> =25°C | 700                                      | mW   |
| T <sub>opr</sub> | Operating temperature |                      | 0-70                                     | °C   |
| T <sub>stg</sub> | Storage temperature   |                      | -65-150                                  | °C   |

\* -3.0V in case of AC ( Pulse width 30ns )

## DC ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0-70°C, unless otherwise noted)

| Symbol           | Parameter                         | Test conditions   | Limits                         |     |                       |                                |     |                       | Unit |
|------------------|-----------------------------------|---|--------------------------------|-----|-----------------------|--------------------------------|-----|-----------------------|------|
|                  |                                   |   | -70VL, -70VLL<br>-10VL, -10VLL |     |                       | -12VL, -12VLL<br>-15VL, -15VLL |     |                       |      |
|                  |                                   |   | V <sub>CC</sub> =3.3±0.3V      |     |                       | V <sub>CC</sub> =3.0±0.3V      |     |                       |      |
|                  |                                   |   | Min                            | Typ | Max                   | Min                            | Typ | Max                   |      |
| V <sub>IH</sub>  | High-level input voltage          |   | 2.0                            |     | V <sub>CC</sub> +0.3V | 2.0                            |     | V <sub>CC</sub> +0.3V | V    |
| V <sub>IL</sub>  | Low-level input voltage           |   | -0.3                           |     | 0.6                   | -0.3                           |     | 0.6                   | V    |
| V <sub>OH1</sub> | High-level output voltage 1       | I <sub>OH</sub> = -0.5mA  | 2.4                            |     |                       | 2.4                            |     |                       | V    |
| V <sub>OH2</sub> | High-level output voltage 2       | I <sub>OH</sub> = -0.05mA   | V <sub>CC</sub> -0.5V          |     |                       | V <sub>CC</sub> -0.5V          |     |                       | V    |
| V <sub>OL</sub>  | Low-level output voltage          | I <sub>OL</sub> =2mA  |                                |     | 0.4                   |                                |     | 0.4                   | V    |
| I <sub>I</sub>   | Input current                     | V <sub>I</sub> =0-V <sub>CC</sub>   |                                |     | ±1                    |                                |     | ±1                    | μA   |
| I <sub>O</sub>   | Output current in off-state       | $\bar{S}_1$ =V <sub>IH</sub> or S <sub>2</sub> =V <sub>IL</sub> or OE=V <sub>IH</sub><br>V <sub>IO</sub> =0-V <sub>CC</sub>                   |                                |     | ±1                    |                                |     | ±1                    | μA   |
| I <sub>CC1</sub> | Active supply current (Min cycle) | $\bar{S}_1$ =V <sub>IL</sub> , S <sub>2</sub> =V <sub>IH</sub> ,<br>other inputs=V <sub>IH</sub> or V <sub>IL</sub><br>Output-open(duty 100%) |                                | 20  | 35                    |                                | 15  | 30                    | mA   |
| I <sub>CC2</sub> | Active supply current (1MHz)      |   |                                | 3   | 10                    |                                | 3   | 10                    |      |
| I <sub>CC3</sub> | Stand-by current                  | 1) S <sub>2</sub> 0.2V<br>2) $\bar{S}_1$ V <sub>CC</sub> -0.2V,<br>S <sub>2</sub> V <sub>CC</sub> -0.2V<br>other inputs=0-V <sub>CC</sub>     | -L                             |     | 60                    |                                |     | 55                    | μA   |
|                  |                                   |   | -LL                            |     | 12                    |                                |     | 11                    |      |
| I <sub>CC4</sub> | Stand-by current                  | $\bar{S}_1$ =V <sub>IH</sub> or S <sub>2</sub> =V <sub>IL</sub> ,<br>other inputs=0-V <sub>CC</sub>   |                                |     | 0.33                  |                                |     | 0.33                  | mA   |

\* -3.0V in case of AC ( Pulse width 30ns )

## CAPACITANCE (T<sub>a</sub>=0-70°C, unless otherwise noted)

| Symbol         | Parameter          | Test conditions                                      | Limits |     |     | Unit |
|----------------|--------------------|--|--------|-----|-----|------|
|                |                    |  | Min    | Typ | Max |      |
| C <sub>I</sub> | Input capacitance  | V <sub>I</sub> =GND, V <sub>I</sub> =25mVrms, f=1MHz |        |     | 6   | pF   |
| C <sub>O</sub> | Output capacitance | V <sub>O</sub> =GND, V <sub>O</sub> =25mVrms, f=1MHz |        |     | 8   | pF   |


Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is V<sub>CC</sub> = 3V, T<sub>a</sub> = 25°C




**(4) TIMING DIAGRAMS**


**Read cycle**




**Write cycle ( $\overline{W}$  control mode)**



**Write cycle ( $\overline{S1}$  control mode)**



**Write cycle (S2 control mode)**



- Note 3: Hatching indicates the state is "don't care".
- 4: Writing is executed while S2 high overlaps  $\overline{S1}$  and  $\overline{W}$  low.
- 5: When the falling edge of  $\overline{W}$  is simultaneously or prior to the falling edge of  $\overline{S1}$  or rising edge of S2, the outputs are maintained in the high impedance state.
- 6: Don't apply inverted phase signal externally when DQ pin is output mode.