

5-bit DAC, Synchronous PWM Power Regulator with Linear Controller

FEATURES

- Switching Regulator and Low Dropout Linear Regulator on single chip.
- Simple Voltage-Mode PWM Control.
- Dual N-Channel MOSFET Synchronous Drive.
- Fast Transient Response.
- ±1.0% 5-Bit Digital-to-Analog Output Voltage.
- Adjustable Current Limit Without External Sense Resistor.
- Full 0% to 100% Duty Ratio.
- 200KHz Free-Running Oscillator Programmable up to 350KHz.
- Power-Good Output Voltage Monitor.
- Short Circuit Protection with Low Short Circuit Output Current.

APPLICATIONS

- Power Supply for Pentium II, Power PC and Alpha Microprocessors.
- High-Power 5V to 3.xV DC/DC Regulators.
- Low-Voltage Distributed Power Supplies.

DESCRIPTION

The AIC1567 is a high power, high efficiency switching regulator controller optimized for high performance microprocessor applications. It is designed to drive dual N-channel MOSFET in a standard synchronous buck topology. Featuring a low dropout linear regulator and a digitally programmable switching regulator, the AIC1567 includes monitoring and protection capabilities in addition to all the essential synchronous PWM control functions.

The internal 5-bit Digital-to-Analog Converter (DAC) adjusts the output voltage from 2.0V to 3.5V in 0.1V increments and 1.3V to 2.0V in 0.05V increments. The precision reference and voltage-mode control can provide output regulation within $\pm 1.0\%$ over temperature and line voltage shifts.

The internal oscillator of the AIC1567 free-runs at 200KHz and can be adjusted up to 350KHz. The resulting PWM duty ratio ranges from 0% to 100%. The error amplifier features a 11MHz bandwidth and $6V/\mu S$ slew rate, which enables high converter bandwidth for fast transient response.

1



ORDERING INFORMATION

AIC1567 XX

- PACKAGE TYPE S: SMALL OUTLINE
 - TEMPERATURE RANGE
 C: 0°C~70°C

	1				
ORDER NUMBER	PIN CONFIGURATION				
AIC1567CS (PLASTIC SO)	TOP VIEW VSEN 1 OCSET 2 SS 3 VID0 4 VID1 5 VID2 6 VID2 6 VID3 7 VID4 8 COMP 9 FB 10 CLP 11 CLN 12	24 RT 23 OVP 22 VCC 21 LGATE 20 PGND 19 BOOT 18 UGATE 17 PHASE 16 PGOOD 15 GND 14 LIDRI 13 VLFB			

TYPICAL APPLICATION CIRCUIT



Pentium II V_{CORE} and V_{I/O} DC/DC Converter



■ ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{CC}			15V
Boot Voltage, V _{BOOT}			15V
Input, Output, or I/O Voltage GND	-0.3V	to	VCC+0.3V
ESD Classification			Class 2

Recommended Operating Conditions

Supply Voltage, V _{cc} 1	2V±10%
Ambient Temperature Range0°	C ~ 70°C
Junction Temperature Range0°C	℃~100°C

Thermal Information

Thermal Resistance, θ_{JA} (Typical, Note 1)
SOIC Package
SOIC Package (with 3 in ² of Copper)
Maximum Junction Temperature (Plastic Package) 150°C
Maximum Storage Temperature Range65°C~150°C
Maximum Lead Temperature (Soldering 10 sec) 300°C

Note 1: symbol θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

TEST CIRCUIT

Refer to TYPICAL APPLICATION CIRCUIT.

ELECTRICAL CHARACTERISTICS (VCC= 12V, Ta=25°C, unless otherwise

specified.)						
PARAMETER	TEST CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
VCC Supply Current						
Nominal Supply	UGATE Open	I _{VCC}		2		mA
Power-On Reset						
V _{cc} Threshold	V _{OCSET} =4.5V			7	8.5	V
Rising V _{OCSET} Threshold				1.26		V
Oscillator						
Free Running Frequency	R _⊤ Open		170	200	230	KHz
Total Variation	6KΩ< R _T <200KΩ		-20		+20	%
Ramp Amplitude	R_{T} Open	ΔV_{OSC}		1.5		V_{P-P}



ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	TEST CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Reference and DAC						
DACOUT Voltage Accuracy	V _{DAC} =1.8V ~3.5V		-1.0		+1.0	%
Error Amplifier						
DC Gain				76		dB
Gain-Bandwidth Product		GBW		11		MHz
Slew Rate		SR		6		V/µS
Gate Driver						
Upper Gate Source		R _{UGATE}		8.0	12	Ω
Upper Gate Sink		R _{UGATE}		5.5	10	Ω
Lower Gate Source		R _{LGATE}		8.0	12	Ω
Lower Gate Sink		R _{LGATE}		5.5	10	Ω
Protection						
Over-Voltage Trip (V _{SEN/DACOUT})			106	115	125	%
OCSET Current Source	V _{OCSET} =4.5VDC	I _{OCSET}	170	200	230	μA
OVP Sourcing Current	V _{VSEN} =5.5V, V _{OVP} =0V	I _{OVP}	30			mA
Soft Start Current		I _{SS}		10		μA
Soft Start Sink Current under	V _{VSEN} =V _{DAC} , V _{OCSET} =5.0V,			130		μA
Current Limit	V _{PHASE} =0V,					
	V _{FB} =VDAC=50mV					
Soft Start Sink Current under	V _{VSEN} =0, V _{OCSET} =5.0V,			65		mA
Hard Current Limit	V _{PHASE} =0V, V _{FB} =0V					
Power Good		1	1			1
Upper Threshold (V_{VSEN} / V_{DAC})	V _{VSEN} Rising		106		114	%
Lower Threshold (V_{VSEN} / V_{DAC})	V _{VSEN} Falling		84		94	%
Hysteresis (V _{VSEN} / V _{DAC})	Upper and Lower Threshold			2		%
PGOOD Voltage Low	I _{PGOOD} =5mA	V _{PGOOD}		0.5		V
Linear Regulator						
VLFB Feedback Voltage			1.18	1.21	1.24	V
VLFB Bias Current				40		nA
LIDRI Sourcing Current			10			mA
Current Limiting Threshold			10	20	30	mV



BLOCK DIAGRAM





PIN DESCRIPTIONS

- PIN 1: VSEN Converter output voltage sense pin. Connect this pin to the converter output. The PGOOD and OVP comparator circuits use this signal to report output voltage status and for overvoltage protection function.
- PIN 2: OCSET- Current limit sense pin. Connect a resistor R_{OCSET} from this pin to the drain of the external MOSFET. R_{OCSET} , an internal 200 μ A current source (I_{OCS}), and the external MOSFET onresistance ($R_{DS(ON)}$) jointly set the over current trip point according to the following equation:

$$IPEAK = \frac{IOCS \times ROCSET}{RDS(ON)}$$

If FB pin voltage is sensed to be below 50% of the internal voltage reference VDAC, the over current comparator cycles the soft-start function.

PIN 3: SS - Soft start pin. Connect a capacitor from this pin to ground. An internal 10μA current source provides soft start function for the converter.

PIN 4: VID0 PIN 5: VID1 PIN 6: VID2 PIN 7: VID3

PIN 8: VID4) - 5-bit DAC voltage select pin. TTL inputs used to set the internal voltage reference VDAC. When left open, these pins are internally pulled up to 5V and provide logic ones. The level of VDAC sets the converter output voltage as well as the PGOOD and OVP thresholds.

Table 1 specifies the VDAC voltage for the 32 combinations of DAC inputs.

PIN 9: COMP - External compensation pin. This pin is connected to error amplifier output and PWM comparator. An RC network is connected to FB pin to compensate the voltage-control feedback loop of the converter.

- PIN 10: FB The error amplifier inverting input pin. The FB pin and COMP pin are used to compensate the voltage-control feedback loop.
- PIN 11: CLP Linear regulator current sense pin. This pin is the positive input of the current sense comparator.
- PIN 12: CLN Linear regulator current sense pin. This pin is the negative input of the current sense comparator.
- PIN 13: VLFB Negative feedback pin for the linear regulator error amplifier.
- PIN 14: LIDRI Linear regulator output drive pin. This pin can drive either a Darlington NPN or an N-channel MOSFET.
- PIN 15: GND Signal GND. It also serves as the power GND for the upper gate driver.
- PIN 16: PGOOD-Power good indicator pin. PGOOD is an open drain output. This pin is pulled low when the converter output is ±10% out of the VDAC reference voltage.

Table 1. Output Voltage Program

VID4	VID3	VID2	VID1	VID0	VDAC
1	0	0	0	0	3.5V
1	0	0	0	1	3.4V
1	0	0	1	0	3.3V
1	0	0	1	1	3.2V
1	0	1	0	0	3.1V
1	0	1	0	1	3.0V
1	0	1	1	0	2.9V
1	0	1	1	1	2.8V
1	1	0	0	0	2.7V
1	1	0	0	1	2.6V
1	1	0	1	0	2.5V
1	1	0	1	1	2.4V
1	1	1	0	0	2.3V
1	1	1	0	1	2.2V



1	1	1	1	0	2.1V
1	1	1	1	1	2.0V
0	0	0	0	0	2.05V
0	0	0	0	1	2.00V
0	0	0	1	0	1.95V
0	0	0	1	1	1.90V
0	0	1	0	0	1.85V
0	0	1	0	1	1.80V
0	0	1	1	0	1.75V
0	0	1	1	1	1.70V
0	1	0	0	0	1.65V
0	1	0	0	1	1.60V
0	1	0	1	0	1.55V
0	1	0	1	1	1.50V
0	1	1	0	0	1.45V
0	1	1	0	1	1.40V
0	1	1	1	0	1.35V
0	1	1	1	1	1.30V

- PIN 18: UGATE- External MOSFET gate drive pin. Connect UGATE to gate of the external MOSFET.
- PIN 19: BOOT External MOSFET driver power supply pin. To convert 5V main power

PHYSICAL DIMENSIONS

• 24 LEAD PLASTIC SO (300 mil) (unit: mm)



SYMBOL MIN MAX 2.35 2.65 A A1 0.10 0.30 В 0.33 0.51 С 0.23 0.32 D 15.20 15.60 Е 7.40 7.60 е 1.27(TYP) Н 10.00 10.65 L 0.40 1.27

to V_{CORE} power by driving N-channel MOSFET, supply voltage of no higher than 12V is recommended since the negative power terminal of the internal driver is internally tied to GND.

- PIN 20: PGND Driver power GND pin. PGND should be connected to a low impedance ground plane in close to lower N-MOSFET source.
- PIN 21: LGATE Lower N-MOSFET gate driver pin.
- PIN 22: VCC The chip power supply pin. It also serves as power supply for LGATE driver. Recommended supply voltage is 12V.
- PIN 23: OVP -Over voltage indicator pin. This pin also provides a driver source current to turn on an external SCR in the event of an over voltage condition.
- PIN 24: RT Frequency adjustment pin. Connecting a resistor (RT) from this pin to GND, increase the frequency by the following equation.

$$Fs \cong 200 KHz + \frac{5 \times 10^5}{\log R\tau}$$