LH5267A

FEATURES

- Fast Access Times: 25/35/45 ns
- Output Enable Control
- JEDEC Standard 24-Pin, 300-mil DIP
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- Common I/O for Low Pin Count

FUNCTIONAL DESCRIPTION

The LH5267A is a high-speed 65,536 bit static RAM organized as 16K × 4. Fast, efficient designs are obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable (\overline{E}) reduces power when \overline{E} is inactive (HIGH). Standby power drops to its lowest level (IsB1) when \overline{E} is raised to within 0.2 V of Vcc.

Write cycles occur when both \overline{E} and Write Enable (\overline{W}) are LOW. Data is transferred from the DQ pins to the memory location specified by the 14 address lines. Bus contention during Write cycles may be easily avoided by using the output enable (\overline{G}) control.

When \overline{E} is LOW and \overline{W} is HIGH, a static read of the memory location specified by the address lines will occur. Since the device is fully static in operation, new read cycles can be performed by simply changing the address. The LH5267A offers an Output Enable (\overline{G}) control.

High-frequency design techniques should be employed to obtain the best performance from these devices. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP Package




Figure 2. LH5267A Block Diagram

TRUTH TABLE

Ē	W	G	MODE	DQ	lcc			
Н	х	х	Not Selected	High-Z	Standby			
L	н	L	Read	Data Out	Active			
L	Н	Н	Read	High-Z	Active			
L	L	X	Write	Data in	Active			

NOTE:

X = Don't Care, L = LOW, H = HIGH

PIN DESCRIPTIONS

PIN	DESCRIPTION		
A0-A13	Address Inputs		
DQ ₀ – DQ ₃	Data Inputs/Outputs		
Ē	Chip Enable Input		
W	Write Enable Input		
G	Output Enable Input		
Vcc	Positive Power Supply		
Vss	Ground		

4-70

ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING			
Vcc to Vss Potential	-0.5 V to 7 V			
Input Voltage Range	-0.5 V to Vcc + 0.5 V			
DC Output Current ²	± 40 mA			
Storage Temperature Range	-65°C to 150°C			
Power Dissipation (Package Limit)	1.0 W			

NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5		5.5	٧
Vss	Supply Voltage	0		0	V
VIL	Logic "0" Input Voltage 1	-0.5		0.8	٧
ViH	Logic "1" Input Voltage	2.2		Vcc + 0.5	V

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
lcc1	Operating Current 1	$I_{OUT} = 0$ mA, toycle = the or two $\overline{E} \le V_{IL}$, $\overline{G} \ge V_{IH}$			120	mA
Is _{B1}	Standby Current	Ē≥ Vcc - 0.2 V		0.1	1	mA
ISB2	Standby Current	Ē≥V _{IH} min			5	mA
lu	Input Leakage Current	Vcc = 5.5 V, V _{IN} = 0 V to Vcc	-2		2	μА
lLO	I/O Leakage Current	V _{CC} = 5.5 V, V _{IN} = 0 V to V _{CC}	-2		2	μА
Vон	Output High Voltage	I _{OH} = -4.0 mA	2.4			٧
Vol	Output Low Voltage	l _{OL} = 8.0 mA			0.4	V

NOTE:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

4-71

AC TEST CONDITIONS

PARAMETER	RATING		
Input Pulse Levels	Vss to 3 V		
Input Rise and Fall Times	5 ns		
Input and Output Timing Ref. Levels	1.5 V		
Output Load, Timing Tests	Figure 3		

CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	6 pF
C _{DQ} (Input/Output Capacitance)	8 pF

NOTES:

- 1. Capacitances are maximum values at 25°C measured at 1.0MHz with $V_{\rm Bias}=0$ V and $V_{\rm CC}=5.0$ V.
- 2. Sample tested only.




Figure 3. Output Load Circuit

AC ELECTRICAL CHARACTERISTICS 1 (Over Operating Range)

SYMBOL	DESCRIPTION		25	-35		45		UNITS
STMBUL			MAX	MIN	MAX	MIN	MAX	ONIS
	REA	D CYCLE						
trc	Read Cycle Timing	25		35		45		ns
taa	Address Access Time	E:	25		35		45	ns
ton	Output Hold from Address Change	3		3		3		ns
tea	E Low to Valid Data		25		35		45	ns
tELZ	E Low to Output Active ^{2,3}	5		5		5		ns
tenz	E High to Output High-Z ^{2,3}		10		15		15	ns
tga	G Low to Valid Data		10		15		20	ns
tGLZ	G Low to Output Active ^{2,3}	3		3		3		ns
tgHZ	G High to Output High-Z 2,3		10		15		15	ns
t₽U	E Low to Power Up Time 3	0		0		0		ns
tpD	E High to Power Down Time 3		25		35		45	ns
	WRIT	E CYCLE						
twc	Write Cycle Time	25		30		40		ns
tew	E Low to End of Write	20		25		35		ns
taw	Address Valid to End of Write	20		25		35		ns
tas	Address Setup	0		0		0		ns
tan	Address Hold from W High	0		0		0		ns
twp	W Pulse Width	20		25		30		ns
tow	Input Data Setup Time	13		15		20		ns
tDH	Input Data Hold Time	0		0		0		ns
twLz	W High to Output Active 2,3	3		3		3		ns
twnz	W Low to Output High-Z 2,3	0	7	0	10	0	15	ns

NOTES:

- 1. AC Electrical Characteristics specified at "AC Test Conditions" levels.
- Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load. The test load has 5 pF capacitances.
- 3. Sample tested only.

SHARP

TIMING DIAGRAMS - READ CYCLE

Read Cycle No. 1

Chip is in Read Mode: \overline{W} is HIGH, \overline{E} and \overline{G} are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition.

Read Cycle No. 2

Chip is in the Read Mode: \overline{W} is HIGH. Timing illustrated for the case when addresses are valid when \overline{E} goes LOW. Data-out becomes valid at tea and may become active as soon as telz. Data-out is valid when both tea and tea are met.




Figure 4. Read Cycle No. 1




Figure 5. Read Cycle No. 2

TIMING DIAGRAMS - WRITE CYCLE

Addresses must be stable during Write cycles. \overline{E} or \overline{W} must be HIGH during address transitions. The outputs will remain in the High-Z state if \overline{W} is LOW when \overline{E} goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise. Although these timing diagrams assume \overline{G} is LOW, it is recommended that \overline{G} be kept high during Write cycles to insure that the output drivers are disabled.

Write Cycle No. 1 (W Controlled)

Chip is selected: \overline{E} and \overline{G} are LOW. Using only \overline{W} to control Write cycles may not offer the best device performance, since both twHz and tpw timing specifications must be met.

Write Cycle No. 2 (E Controlled)

DQ lines may transition to Low-Z if the falling edge of \overline{W} occurs after the falling edge of \overline{E} .




Figure 6. Write Cycle No. 1





Figure 7. Write Cycle No. 2

4-74 SHARP

ORDERING INFORMATION



SHARP 475