

Preliminary

MOS Memories

FUJITSU

■ MB8464A-10-W, MB8464A-15-W

CMOS 65,536-Bit Static
Random Access Memory
with Data Retention Mode

Description


The Fujitsu MB8464A-W is a 8,192-word by 8-bit static random access memory fabricated with a CMOS silicon gate process.


The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible; and a single +5 Volt power supply is required.

The MB8464A-W is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required. All devices offer the advantages of low power dissipation, low cost, and high performance.

Features


- Organization: 8,192 words x 8-bits
- Fast access times:
 $TAV/QV = TEL/QV = 100$ ns max.
(MB8464A-10-W)
 $TAV/QV = TEL/QV = 150$ ns max.
(MB8464A-15-W)
- Completely static operation:
No clock required
- TTL compatible input/output
- Three-state output
- Common data input/output
- Single +5V power supply,
 $\pm 10\%$ tolerance
- Low power standby:
11 mW max.
- Data retention: 2.0V min.
- 28-pin ceramic package
(300 mil width)
(600 mil width)
- 32-pad leadless chip carrier
- Pin compatible with MB8464-W



MB8464A-10-W
MB8464A-15-WMB8464A-W Block Diagram
and Pin Assignment

TRUTH TABLE

E ₁	E ₂	G	W	MODE	SUPPLY CURRENT	I/O PIN
H	X	X	X	NOT SELECTED	I _{SB}	HIGH-Z
X	L	X	X	NOT SELECTED	I _{SB}	HIGH-Z
L	H	H	H	OUT DISABLE	I _{OO}	HIGH-Z
L	H	L	H	READ	I _{OO}	Q _{OUT}
L	H	X	L	WRITE	I _{OO}	IN

Absolute Maximum Ratings
(See note)

Rating	Symbol	Value	Unit
Storage temperature range	T _{STG}	-85 to +150	°C
Temperature under bias	T _{BAS}	-85 to +125	°C
Supply voltage	V _{CC}	-0.5 to +7.0	V
Input voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
Output voltage	V _{OUT}	-0.5 to V _{CC} + 0.5	V

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

MBB464A-10-W
MBB464A-15-W**Recommended Operating Conditions**
(Referenced to GND)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input low voltage	V _{IL}	-0.3		0.6	V
Input high voltage	V _{IH}	2.4		V _{CC} + 0.3	V
Ambient temperature	T _A	-55		+125	°C

Capacitance
(T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Typ	Max	Unit
I/O capacitance (V _{IO} = 0V)	C _{IO}			8	pF
Input capacitance (V _{IN} = 0V)	C _{IN}			5	pF



DC Characteristics
(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MBB464A-10-W			Test Condition
		Min	Max	Unit	
Standby supply current	I _{SS1}	2	mA	E ₂ < 0.2V, E ₁ > V _{CC} - 0.2V (E ₂ = 0.2V or E ₂ > V _{CC} - 0.2V)	
	I _{SS2}	5	mA	E ₁ = V _{HH} or E ₂ = V _{LL}	
Active supply current	I _{CC1}	70	mA	E ₁ = V _{LL} , E ₂ = V _{HH} V _{IN} = V _{HH} or V _{IL} , I _{OUT} = 0 mA	
Operating supply current	I _{CC2}	90	mA	Cycle = min., duty = 100%, I _{OUT} = 0 mA	
Input leakage current	I _U	-10	10	μA	V _{IN} = 0V to V _{CC}
Output leakage current	I _{IO}	-50	50	μA	V _{IO} = 0V to V _{CC} E ₁ = V _{HH} or E ₂ = V _{LL} or G = V _{HH} or W = V _{LL}
Output high voltage	V _{OH}	2.4	V		I _{OH} = -1.0 mA
Output low voltage	V _{OL}	0.4	V		I _{OL} = 2.1 mA

Note: All voltages are referenced to V_{SS}.**AC Characteristics**
(Recommended operating conditions unless otherwise noted.)**Read Cycle**

Parameter	Symbol	MBB464A-10-W		MBB464A-15-W		Unit
		Min	Max	Min	Max	
Read cycle time	T _{RMAX}	100		150		ns
Address access time	T _{WAQV}	100		150		ns
E ₁ access time	TE1LQV	100		150		ns
E ₂ access time	TE2HQV	100		150		ns
Output enable to output valid	T _{GLOV}	45		60		ns
Output hold from address change	T _{AQX}	10		10		ns
Chip enable to output low-Z*	TE1LQX	10		10		ns
Output enable to output low-Z*	T _{GLOZ}	5		5		ns
Chip enable to output high-Z*	TE1HQZ	40		50		ns
Output enable to output high-Z*	T _{GHQZ}	40		50		ns

Note: * Transition is measured at the point of ±50 mV from steady state voltage.

MB8464A-10-W
MB8464A-15-W**AC Characteristics**(Continued)
(Recommended operating conditions unless otherwise noted)**Read Cycle Timing Diagrams****Read Cycle I^{1,2}****Read Cycle II¹**

NOTES: *1 W IS HIGH FOR READ CYCLE.

*2 DEVICE IS CONTINUOUSLY SELECTED, E₁ = G₁ = V_H, E₂ = V_H.

*3 TRANSITION IS MEASURED AT THE POINT OF ±500 mV STEADY STATE VOLTAGE.

□ DON'T CARE

☒ UNDEFINED

MB8464A-10-W

MB8464A-15-W

AC Characteristics


(Continued)

(Recommended operating conditions unless otherwise noted)

Write Cycle

Parameter	Symbol	MB8464A-10-W		MB8464A-15-W		Unit
		Min	Max	Min	Max	
Write cycle time	TWAX	100	150			ns
Address valid to end of write	TAWH, TAVE1L, TAVE2H	80	100			ns
Chip enable to end of write	TE1LE1H, TE2H2EL	80	100			ns
Data valid to end of write	TDVWH, TDVE1L, TDVE2H	40	50			ns
Data hold time	TWHDX, TE1HDX, TE2LDX	5	5			ns
Write pulse width	TWLWH	60	70			ns
Address setup time	TAWH, TAVE1L, TAVE2H	0	10			ns
Write recovery time	TWHAX, TE1HAX, TE2LAX	10	10			ns
Write enable to output low-Z*	TWHQX	5	5			ns
Write enable to output high-Z*	TWLQZ	40	50			ns

*TRANSITION IS MEASURED AT THE POINT OF ± 500 mV STEADY STATE VOLTAGE.

MB8464A-1S-W
MB8464A-1S-W**AC Characteristics**(Continued)
(Recommended operating conditions unless otherwise noted)**Write Cycle Timing Diagrams****Write Cycle 1 (W Controlled)**

NOTE: *1 IF E_1 , E_2 , AND E_3 ARE IN THE READ MODE DURING THIS PERIOD, DG PINS ARE IN THE OUTPUT STATE SO THAT THE INPUT SIGNALS OF OPPOSITE PHASE TO THE OUTPUTS MUST NOT BE APPLIED.

*2 TRANSITION IS MEASURED AT THE POINT OF ± 500 mV FROM STEADY STATE VOLTAGE.


DON'T CARE

UNDEFINED

MBB464A-10-W
MBB464A-15-W**AC Characteristics**

(Continued)

(Recommended operating conditions unless otherwise noted)

Write Cycle II (E₁ Controlled)

NOTE: *1 IF E₂, E₃ AND W ARE IN THE READ MODE DURING THIS PERIOD, DIO PINS ARE IN THE OUTPUT STATE SO THAT THE INPUT SIGNALS OF OPPOSITE PHASE TO THE OUTPUTS MUST NOT BE APPLIED.

*2 TRANSITION IS MEASURED AT THE POINT OF ±500 mV FROM STEADY STATE VOLTAGE.


DON'T CARE

UNDEFINED

MB8464A-10-W
MB8464A-15-W**AC Characteristics**

(Continued)

(Recommended operating conditions unless otherwise noted)

Write Cycle III (E₂ Controlled)

NOTE: *1 IF G, E₂, AND W ARE IN THE READ MODE DURING THIS PERIOD, DO PWS ARE IN THE OUTPUT STATE SO THAT THE INPUT SIGNALS OF OPPOSITE PHASE TO THE OUTPUTS MUST NOT BE APPLIED.

DON'T CARE

*2 TRANSITION IS MEASURED AT THE POINT OF ±500 mV FROM STEADY STATE VOLTAGE.

UNDEFINED

Data Retention Characteristics

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Unit
Data retention supply voltage ^{*1}	V _{DR}	2.0	5.5	V
Data retention supply current ^{*2}	I _{DR}	0.5	mA	
Data retention setup time	TE1HVL, TE2LVL	0		ns
Operation recovery time	TVHE1L, TVHE2H	TAVAX		

Notes: *1 E₂ controlled: E₂ = 0.2V

E₁ controlled: E₁ = V_{DR} - 0.2V (E₂ = 0.2V or E₂ > V_{DR} - 0.2V)

*2 E₂ controlled: V_{DR} = 3.0V, E₂ = 0.2V

E₁ controlled: V_{DR} = 3.0V, E₁ = V_{DR} - 0.2V (E₂ = 0.2V or E₂ > V_{DR} - 0.2V)


MB8464A-10-W
MB8464A-15-W

**Data Retention Characteristics
(Continued)**


(Recommended operating conditions unless otherwise noted)

Data Retention Timing

Data Retention I (E_2 Controlled)



Data Retention II (E_1 Controlled)



AC Test Conditions

Input Pulse Levels: 0.4V to 2.6V


Input Pulse Rise and Fall Times: 5 ns (Transition time between 0.6V and 2.4V)

Timing Reference Levels: Input: $V_{IL} = 0.6V$, $V_{IH} = 2.4V$
Output: $V_{OL} = 0.8V$, $V_{OH} = 2.0V$



Output Load:

	R_1	R_2	C_L	PARAMETERS MEASURED
LOAD I	1.6 kΩ	990 Ω	100 pF	EXCEPT TEHQX, TBLQZ, TEHQZ, TORQZ, TWHQZ AND TWLQZ
LOAD II	1.6 kΩ	990 Ω	8 pF	TE1LQX, TBLQZ, TEHQZ, TOHQZ, TWHQZ AND TWLQZ

<OUTPUT LOAD>



*INCLUDING PROBE AND STRAY CAPACITANCE

MB8464A-10-W
MB8464A-15-W**Package Dimensions**Dimensions in Inches
(millimeters)**28-Lead Ceramic Dual-In-Line Package
(Case No.: DIP-28C-A07)****32-PAD Ceramic (Metal Seal) Leadless Chip Carrier
(Case No. LCC-32C-A02)**

*SHAPE OF PIN 1 INDEX SUBJECT TO CHANGE WITHOUT NOTICE

MB8464A-10-W
MB8464A-15-W

Package Dimensions
(Continued)
Dimensions in inches
(millimeter)

28-Lead Ceramic (Metal Seal) Dual In-Line Package
(Case No.: DIP-28C-A08)

