

# MN6152U

## PLL LSI with Built-In Prescaler

### ■ Overview

The MN6152U is a CMOS LSI for a phase-locked loop (PLL) frequency synthesizer with serial data input.

It consists of a two-coefficient prescaler, variable frequency divider, phase comparator, and charge pump.


It offers high-speed operation on a low power supply voltage (1.8 to 2.5 V) and low power consumption (5 mW for  $V_{DD}=2.0$  V,  $F_{IN}=100$  MHz).

Other features include intermittent operation by the power save (PS) control signal and high-speed pull-in that rapidly corrects the phase differences occurring at the start of operation.


### ■ Features

- Low power supply voltage:  $V_{DD}=1.8$  to 2.5V
- Low power consumption: 5mW ( $V_{DD}=2.0$ V,  $F_{IN}=100$ MHz)
- High-speed operation:  $F_{IN}=175$ MHz
- Frequency dividing ratios in reference frequency dividing stage: 5 to 131,071
- Frequency dividing ratios in comparator stage: 272 to 262,143
- Lock detector output pin
- Two types of phase comparator output
  - Internal charge pump output
  - Output for external charge pump
- Output monitor pins for both comparator and reference frequency dividing stages

### ■ Pin Assignment



## ■ Block Diagram



### ■ Pin Descriptions

Pin No.	Symbol	Function Description
1	X <sub>IN</sub>	Crystal oscillator connection pins: X <sub>IN</sub> =Oscillator circuit input pin; X <sub>OUT</sub> =Oscillator circuit output pin.
2	X <sub>OUT</sub>	
3	FV	Frequency divider output signal in comparator stage. Phase comparator input monitor.
4	V <sub>DD</sub>	Power supply
5	D <sub>OP</sub>	Low-pass filter connection pin. Use a passive filter.
6	V <sub>SS</sub>	Ground
7	LD	Phase comparator output pin: "H" level for locked; "L" level for unlocked.
8	F <sub>IN</sub>	Frequency divider input pin in comparing stage.
9	CLK	Shift register clock input pin. The chip latches data at the rising edge of the CLK signal.
10	DATA	Shift register data input pin. The final two bits in the data select the write latch: "11" for R-latch; "01" for N-latch.
11	LE	Load enable signal input pin. This is the latch-write-enable signal. It is at "H" level for write.
12	PS	Power save control signal input pin. "H" level input starts the frequency divider and places the chip in operational mode. "L" level input places the chip in standby mode, which saves power. The chip switches the internal charge pump output to the H-z state and the loop is opened.
13	FR	Reference frequency divider output signal. Phase comparator input monitor.
14	LC	Charge pump control signal output pin. When frequency divider operation is stopped, this pin is at "L" level, the internal charge pump output is in the high-impedance state, and the loop is opened.
15	OV	Phase comparator output pin for external charge pump.
16	OR	

## ■ MN6152 Frequency Dividing Data Settings

The following formula shows frequency divider operation.


$$F_{IN} = \{ (16 \times N) + A \} \times (X_{IN} \div R)$$

where

- $F_{IN}$  : VCO output frequency
- $N$  : Setting for 14-bit programmable counter on comparator side
- $A$  : Setting for 4-bit swallow counter on comparator side
- $X_{IN}$  : Reference oscillator frequency
- $R$  : Setting for 17-bit programmable counter on reference side

Note that  $N$  should be greater than  $A$ .

- N-Side Latch Data



### ■ Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power supply voltage	V <sub>DD</sub>	–0.3 to +3.5	V
Input pin voltage	V <sub>I</sub>	V <sub>SS</sub> –0.3 to V <sub>DD</sub> +0.3	
Output pin voltage	V <sub>O</sub>	V <sub>SS</sub> –0.3 to V <sub>DD</sub> +0.3	
Power dissipation	P <sub>D</sub>	20	mW
Operating ambient temperature	T <sub>opr</sub>	–20 to +60	
Storage temperature	T <sub>stg</sub>	–55 to +125	°C

### ■ Operating Conditions

V<sub>SS</sub>=0V, Ta=–20 to +60°C

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Power supply voltage	V <sub>DD</sub>		1.8	2.0	2.5	V

### ■ Electric Characteristics

V<sub>DD</sub>=2V, Ta=–20 to +60°C

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Power supply voltage	I <sub>DD</sub>	F <sub>IN</sub> =100MHz, X <sub>IN</sub> =20MHz, PS="H"			2.5	mA
	I <sub>Dstop</sub>	PS = "L" (at power save operation)			10	μA

Input Pins	CLK, DATA, LE, and PS	V <sub>DD</sub> =1.8 to 2.5V				
"H" level input voltage	V <sub>IH</sub>		V <sub>DD</sub> – 0.2		V <sub>DD</sub>	V
"L" level input voltage	V <sub>IL</sub>		V <sub>SS</sub>		0.2	
Input leakage current	I <sub>LI</sub>				±1.0	μA

Input Pin	F <sub>IN</sub>	V <sub>DD</sub> =1.8 to 2.5V				
Input voltage	V <sub>IN</sub>		0.4			V <sub>p-p</sub>
Input current	I <sub>IF</sub>	Pull-up resistor present (PS="L")	–100			μA
Input leakage current	I <sub>LIF</sub>	V <sub>IN</sub> =0 or 2V (PS="H")			±20	μA
Maximum operating frequency	F <sub>INMAX</sub>	V <sub>IN</sub> =0.4 V <sub>p-p</sub>	175			MHz
Minimum operating frequency	F <sub>INMIN</sub>	V <sub>IN</sub> =0.4 V <sub>p-p</sub>			10	MHz


Input Pin	X <sub>IN</sub>	V <sub>DD</sub> =1.8 to 2.5V				
Input voltage	V <sub>IN</sub>		0.4			V <sub>p-p</sub>
Input current	I <sub>IX</sub>	Pull-up resistor present (PS="L")	2.5			mA
Input leakage current	V <sub>LIX</sub>	V <sub>IN</sub> =0 or 2V			5.0	μA
Maximum operating frequency	X <sub>INMAX</sub>	V <sub>IN</sub> =0.4 V <sub>p-p</sub>	20			MHz

## ■ Electrical Characteristics

$V_{DD}=2V$ ,  $T_a=-20$  to  $+60^{\circ}C$


Parameter	Symbol	Test Condition	min	typ	max	Unit
Crystal Oscillator Pins	$X_{IN}, X_{OUT}$	$V_{DD}=1.8$ to $2.5V$				
Crystal oscillator frequency	$f_{Xtal}$		20			MHz
Output Pins	FV, FR, LC, OV	$V_{DD}=1.8$ to $2.5V$				
"H" level output voltage	$V_{OH}$	$I_{OH} = -100\mu A$	$V_{DD}-0.3$		$V_{DD}$	V
"L" level output voltage	$V_{OL}$	$I_{OL} = 100\mu A$	$V_{SS}$		0.3	
Output Pin	$X_{OUT}$	$V_{DD}=1.8$ to $2.5V$				
"H" level output voltage	$V_{XOH}$	$I_{XOH} = -500\mu A$	$V_{DD}-0.3$		$V_{DD}$	V
"L" level output voltage	$V_{XOL}$	$I_{XOL} = 500\mu A$	$V_{SS}$		0.3	
Output Pin	$D_{OP}$	$V_{DD}=1.8$ to $2.5V$				
"H" level output voltage	$I_{DOH}$	$V_{Dop}=1.6V$	-100			
"L" level output voltage	$I_{DOL}$	$V_{Dop}=0.4V$	100			$\mu A$
Output Pin	OR	$V_{DD}=1.8$ to $2.5V$				
"L" level output voltage	$I_{ORL}$	$V_{OR}=0.4V$	100			$\mu A$
Setup time *1	$t_{su1}$		500			ns
	$t_{su2}$		500			ns
Hold time *1	$t_H$		500			ns

Note\*1: The following timing chart shows the setup and hold times.




**■ Frequency Divider Setting**

R-side latch



N-side latch



- Input the data MSB first.
- The data is read at the rising edges of the CLK signal.
- Drive the LE pin at "L" level when writing data.

**Usage Note**

Be particularly careful with this product as it is more sensitive on the static electricity damage than most of our other products.

## ■ Package Dimensions (Unit: mm)

SSOP016-P-0225

