



FEATURES

- Small 8-pin DIP package
- 200ns max. acquisition time to ±0.01%
- 100ns max. sample-to-hold settling time to ±0.01%
- 16MHz small signal bandwidth
- 74dB feedthrough attenuation
- ±25 picoseconds aperture uncertainty
- 415mW maximum power dissipation



DATEL's SHM-49 is a high-speed, highly accurate sample/hold designed for precision, high-speed analog signal processing applications. The SHM-49 features excellent dynamic specifications including a maximum acquisition time of only 200 nanoseconds for a 10V step to ±0.01%.

Sample-to-hold settling time, to $\pm 0.01\%$ accuracy, is 100 nanoseconds maximum with an aperture uncertainty of ± 25 picoseconds.

The SHM-49 is a complete sample/hold circuit, containing a precision MOS hold capacitor and a MOSFET switching configuration which results in faster switching and better feedthrough attenuation. Additionally, a FET input amplifier design allows faster acquisition and settling times while maintaining a considerably lower droop rate.



INPUT/OUTPUT CONNECTIONS

PIN	FUNCTION
1	+5V SUPPLY
2	S/H CONTROL
3	ANALOG INPUT
4	ANALOG RETURN
5	–15V SUPPLY
6	ANALOG OUTPUT
7	+15V SUPPLY
8	POWER GROUND




Figure 1. Functional Block Diagram



15°C/W

35°C/W

8-pin ceramic DIP

ABSOLUTE MAXIMUM RATINGS

±15V Supply Voltage +5V Supply Voltage	±18V -0.5V to +7V
Analog Input	±18V
Digital Input	-0.5V to +5.5V
Output Current	±65 mA

FUNCTIONAL SPECIFICATIONS

(Apply over the operating temperature range with ± 15 V and +5V supplies unless otherwise specified.)

ANALOG INPUT/OUTPUT	MIN.	TYP.	MAX.	UNITS
Input/Output Voltage Range				
±15V Nominal Supplies	±10	±11.5	_	Volts
±12V Nominal Supplies	±7	±8.5	_	Volts
Input Impedance	1.75	2	_	kΩ
Output Current	_	_	±40	mA
Output Impedance	_	0.1	_	Ω
Capacitive Load	100	250	_	pF
DIGITAL INPUT				
Input Logic Levels				
Logic 1	+2.0	_	+5.0	Volts
Logic 0	0	_	+0.8	Volts
Loading				
Logic 1	_	_	+5	μA
Logic 0	_	_	- 5	μA
TRANSFER CHARACTERISTIC	::::::::::::::::::::::::::::::::::::::	<u> </u>	1	I
Gain	_	-1	_	V/V
Gain Error, +25°C	_	±0.05	±0.5	%
Linearity Error	_	±0.005	±0.01	%FS
Sample Mode Offset , +25°C	_	±2	±7	mV
Sample-to-Hold Offset				
(Pedestal), +25°C	–	±2.5	±25	mV
Gain Drift	-	±0.5	±15	ppm/°C
Sample Mode Offset Drift	-	±3	±15	ppm of
				FSR/°C
Sample-to-Hold Off.		. 5	. 20	nnm of
(Pedestal) Drift	_	±5	±20	ppm of FSR/°C
DYNAMIC CHARACTERISTICS	 \$			1010
Acquisition Time 10V to ±0.01%FS (±1 mV)				
+25 °C		160	200	ns
−55 to +125 °C		100	265	ns
10V to ±0.1%FS (±10 mV)		_	200	113
+25 °C	_	100	150	ns
−55 to +125 °C	_	_	215	ns
10V to ±1%FS (±100 mV)	_	90		ns
1V to ±1%FS (±10 mV)	_	75	_	ns
Sample-to-Hold Settling Time				
10V to ±0.01%FS (±1 mV)	_	60	100	ns
10V to ±0.1%FS (±10 mV)	_	40	80	ns
Sample-to-Hold Transient	_	100	_	mVp-p
Aperture Delay Time	-	10	15	ns
Aperture Uncertainty (Jitter)	_	±25	±50	ps
Output Slew Rate	±200	±300	_	V/µs
Small Signal BW (-3dB)	10	16	_	MHz
Output Droop				
+25 °C	-	±0.5	±15	μV/μs
0 to +70 °C	_	±15	±30	μV/μs
-55 to +125 °C				
Feedthrough Rejection	69	±1.2 74	±2.4	mV/μs dB

POWER REQUIREMENTS	MIN.	TYP.	MAX.	UNITS	
Voltage Range					
+15V Supply	+11.5	+15.0	+15.5	Volts	
–15V Supply	-11.5	-15.0	-15.5	Volts	
+5V Supply	+4.75	+5.0	+5.25	Volts	
Power Supply Rejection Ratio	_	±0.5	±1	mV/V	
Quiescent Current Drain					
+15V Supply	_	+12	+13.5	mA	
-15V Supply	_	-12	-13.5	mA	
+5V Supply	_	+1	+1.5	mA	
Power Consumption	_	365	415	mW	
PHYSICAL/ENVIRONMENTAL					
Operating Temp. Range, Case					
SHM-49MC	0 to +70 °C				
SHM-49MM	−55 to +125 °C				
Storage Temperature Range	−65 to +150 °C				
Thermal Impedance					

Footnotes:

Package Type

θјс

θса

Full Scale (FS) = 10V. Full Scale Range (FSR) = 20V. Sample-to-hold offset error (pedestal) is constant regardless of input/output level.

ORDERING INFORMATION

MODEL	OPERATING TEMP. RANGE		
SHM-49MC	0 to +70°C		
SHM-49MM	−55 to +125°C		
For availability of high-reliability versions of the SHM-49, contact DATEL.			

TECHNICAL NOTES

- All ground pins should be tied together and connected to system analog ground as close to the package as possible. It is recommended to use a ground plane under the device and solder ground pins directly to it. Take care to ensure that no ground potentials can exist between ground pins.
- External 0.1 F to 1 F tantalum bypass capacitors are required in critical applications.
- A logic 1 on S/H̄ puts the unit in the sample mode. A logic 0 puts the unit in hold mode.
- 4. The maximum capacitive load to avoid oscillation is typically 250pF. Recommended resistive load is 500Ω , although values as low as 250Ω may be used. Acquisition and sample-to-hold settling times are relatively unaffected by resistive loads down to 250Ω and capacitive loads up to 50pF. Greater load capacitances will affect both acquisition and settling time.
- 5. Gain and offset adjusting can be accomplished using the external circuitry shown in Figure 2. Adjust offset with a 0V input. Adjust gain with a ±FS input. Adjust so that the output in the hold mode matches the input.







Figure 2. Offset and Gain Adjustments

MECHANICAL DIMENSIONS

INCHES (mm)







DS-0239C 06/2000

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 Tel: (508) 339-3000 (800) 233-2765 Fax: (508) 339-6356 Internet: www.datel.com E-mail: sales@datel.com DATEL (UK) LTD. Tadley, England Tel: (01256)-880444 DATEL S.A.R.L. Montigny Le Bretonneux, France Tel: 01-34-60-01-01 DATEL GmbH München, Germany Tel: 89-544334-0 DATEL KK Tokyo, Japan Tel: 3-3779-1031, Osaka Tel: 6-6354-2025