

VCSO BASED CLOCK PLL WITH AUTOSWITCH

# **GENERAL DESCRIPTION**

The M2025/26 is a VCSO (Voltage Controlled SAW



Oscillator) based clock jitter attenuator PLL designed for clock jitter attenuation and frequency translation. The device is ideal for generating the transmit reference clock for optical network systems supporting 2.5-10 GB data rates.

It can serve to jitter attenuate a stratum reference clock or a recovered clock in loop timing mode. The M2025/26 module includes a proprietary SAW (surface acoustic wave) delay line as part of the VCSO. This results in a high frequency, high-Q, low phase noise oscillator that assures low intrinsic output jitter.

# **FEATURES**

- Integrated SAW (surface acoustic wave) delay line; low phase jitter of < 0.5ps rms, typical (12kHz to 20MHz or 50kHz to 80MHz)
- Output frequencies of 15 to 700 MHz<sup>\*</sup>
- ◆ LVPECL clock output (CML and LVDS options available)
- Reference clock inputs support differential LVDS, LVPECL, as well as single-ended LVCMOS, LVTTL
- Loss of Lock (LOL) output pin; Narrow Bandwidth control input (NBW pin)
- AutoSwitch (AUTO pin) automatic (non-revertive) reference clock reselection upon clock failure
- Acknowledge pin (REF\_ACK pin) indicates the actively selected reference input
- ♦ Options for Hitless Switching (HS) with or without Phase Build-out (PBO) to enable SONET (GR-253) /SDH (G.813) MTIE and TDEV compliance during reselection
- Single 3.3V power supply
- Small 9 x 9 mm SMT (surface mount) package

# SIMPLIFIED BLOCK DIAGRAM

PIN ASSIGNMENT (9 x 9 mm SMT)



Figure 1: Pin Assignment

#### Example I/O Clock Frequency Combinations Using M2025-11-622.0800 or M2026-11-622.0800

Input Reference Clock (MHz)	PLL Ratio (Pin Selectable)	Output Clock (MHz)
(M2025) (M2026) 19.44 or 38.88	(M2025) (M2026) 32 or 16	
77.76	8	622.08
155.52	4	
622.08	1	

Table 1: Example I/O Clock Frequency Combinations

\* Specify VCSO center frequency at time of order.



M2025/26 Datasheet Rev 1.0

Revised 30Jul2004



### **PIN DESCRIPTIONS**

Number	Name	I/O	Configuration	Description
1, 2, 3, 10, 14, 26	GND	Ground		Power supply ground connections.
4 9	OP_IN nOP_IN	Input		
5 8	nOP_OUT OP_OUT	Output	-	External loop filter connections. See Figure 5, External Loop Filter, on pg. 8.
6 7	nVC VC	Input	-	
11, 19, 33	VCC	Power		Power supply connection, connect to +3.3V.
12	AUTO	Input	Internal pull-down resistor <sup>1</sup>	Automatic/manual reselection mode for clock input: Logic 1 automatic reselection upon clock failure (non-revertive) Logic 0 manual selection only (using REF_SEL)
13	REF_ACK	Output		Reference Acknowledgement pin for input mux state; outputs the currently selected reference input pair. Can also be used to control an external clock switch. Logic 1 indicates nDIF_REF1, DIF_REF1 Logic 0 indicates nDIF_REF0, DIF_REF0
15 16	FOUT nFOUT	Output	No internal terminator	Clock output pair. Differential LVPECL.
17 18 25	P_SEL1 P_SEL0 P_SEL2	Input	Internal pull-down resistor <sup>1</sup>	Post-PLL , P divider selection. LVCMOS/LVTTL. See Table 5, P Divider Look-Up Table (LUT), on pg. 3.
20	nDIF_REF1	Input	Biased to Vcc/2 <sup>2</sup>	Reference clock input pair 1. Differential LVPECL or LVDS.
21	DIF_REF1	input	Internal pull-down resistor <sup>1</sup>	Resistor bias on inverting terminal supports TTL or LVCMOS.
22	REF_SEL	Input	Internal pull-down resistor <sup>1</sup>	Reference clock input selection. LVCMOS/LVTTL: Logic 1 selects DIF_REF1, nDIF_REF1. Logic 0 selects DIF_REF0, nDIF_REF0.
23	nDIF_REF0	loout	Biased to Vcc/2 <sup>2</sup>	Reference clock input pair 0. Differential LVPECL or LVDS.
24	DIF_REF0	input	Internal pull-down resistor <sup>1</sup>	Resistor bias on inverting terminal supports TTL or LVCMOS.
27 28	FIN_SEL1 FIN_SEL0	Input	Internal pull-down resistor <sup>1</sup>	Input clock frequency selection. LVCMOS/LVTTL. See Table 3, Mfin Divider Look-Up Table (LUT) on pg. 3.
29 30	MR_SEL0 MR_SEL1	Input	Internal pull-UP resistor <sup>1</sup>	M and R divider value selection. LVCMOS/ LVTTL. See Table 4, M and R Divider Look-Up Table (LUT) on pg. 3.
31	LOL	Output		Loss of Lock indicator output. Asserted when internal PLL is not tracking the input reference for frequency and phase. <sup>3</sup> Logic 1 indicates loss of lock. Logic 0 indicates locked condition.
32	NBW	Input	Internal pull-UP resistor <sup>1</sup>	Narrow Bandwidth enable. LVCMOS/LVTTL: Logic 1 - Narrow loop bandwidth, $R_{IN}$ = 2100k $\Omega$ Logic 0 - Wide bandwidth, $R_{IN}$ = 100k $\Omega$
34, 35, 36	DNC		Do Not Connect.	

Table 2: Pin Descriptions Note 1: For typical values of internal pull-down and pull-UP resistors, see DC Characteristics on pg. 10. Note 2: Biased toVcc/2, with  $50k\Omega$  to Vcc and  $50k\Omega$  to ground. See Differential Inputs Biased to VCC/2 on pg. 10.

Note 3: See LVCMOS Outputs in DC Characteristics on pg. 10.



# DETAILED BLOCK DIAGRAM



# **DIVIDER SELECTION TABLES**

#### Mfin Divider Look-Up Table (LUT)

The FIN\_SEL1:0 pins select the Mfin divider value, which establishes the PLL clock multiplication ratio. Since the VCSO frequency is fixed, this allows input reference selection.

FIN_	SEL1:0	Mfin Value	Input Ref. Freq. (MHz) <sup>1</sup> M2025-yz-622.0800 or M2026-yz-622.0800
0	0	(M2025) (M2026) 32 or 16	19 44 or 38 88
0	1	8	77.76
1	0	4	155.52
1	1	1	622.08

Table 3: Mfin Divider Look-Up Table (LUT)

Note 1: Example with M2025-yz-622.0800 or M2026-yz-622.0800 M and R Divider Look-Up Table (LUT)

The MR\_SEL1:0 pins select the M and R divider values, which establish phase detector frequency. A lower phase detector frequency improves jitter tolerance and lowers loop bandwidth.

MR_S	EL1:0	М	R	Description
0	0 <sup>1</sup>	1	1	
0	1	4	4	Four sets of divider values to enable
1	0	16	16	
1	1	64	64	

 Table 4: M and R Divider Look-Up Table (LUT)

 Note 1: Do not use with FIN\_SEL1:0=11; Maximum Phase Detector

 Frequency=175MHz

### P Divider Look-Up Table (LUT)

The P\_SEL2:0 pins select the P divider values, which set the output clock frequency. A P divider of value of 1 will provide a 622.08MHz output when using a 622.08MHz VCSO, for example. P divider values of 4, 8, or 32 are also available, plus a TriState mode. The output can be placed into the valid states as listed in Table 5.

P_SEL2:0			P Value for FOUT	M2025-yz-622.0800 or M2026-yz-622.0800 Output Frequency (MHz) FOUT
0	0	0	32	19.44
0	0	1	32	19.44
0	1	0	1	622.08
0	1	1	4	155.52
1	0	0	8	77.76
1	0	1	4	155.52
1	1	0	8	77.76
1	1	1	Tri-state	N/A

Table 5: P Divider Look-Up Table (LUT)

M2025/26 Datasheet Rev 1.0

3 of 12

Revised 30Jul2004



#### General Guidelines for M and R Divider Selection

- A lower phase detector frequency should be used for loop timing applications to assure PLL tracking, especially during GR-253 jitter tolerance testing. The recommended maximum phase detector frequency for loop timing mode is 19.44MHz.
- When LOL is to be used for system health monitoring, the phase detector frequency should be 5MHz or greater. Low phase detector frequencies make LOL overly sensitive, and higher phase detector frequencies make LOL less sensitive. The LOL pin should not be used during loop timing mode.
- The preceding guideline also applies when using the AutoSwitch Mode, since AutoSwitch uses the LOL output for clock fault detection.

# **FUNCTIONAL DESCRIPTION**

The M2025/26 is a PLL (Phase Locked Loop) based clock generator that generates output clocks synchronized to one of two selectable input reference clocks.

An internal high "Q" SAW delay line provides low jitter signal performance and establishes the output frequency of the VCSO (Voltage Controlled SAW Oscillator). In a given M2025/26 device, the VCSO center frequency is fixed. A common center frequency is 622.08MHz, for SONET for SDH optical network applications. The VCSO center frequency is specified at time of order (see "Ordering Information" on pg. 12). The VCSO has a guaranteed tuning range of  $\pm$ 120 ppm (commercial temperature grade).

Pin selectable dividers are used within the PLL and for the output clock. This enables tailoring of device functionality and performance. The Mfin divider controls the overall PLL multiplication ratio and thus determines the input reference clock (see Table 3, on pg. 3). The M and R dividers control the phase detector frequency (see Table 4). The P divider scales the VCSO output enabling lower output frequency selections (Table 5).

The M2025/26 includes a Loss of Lock (LOL) indicator, which provides status information to system management software. A Narrow Bandwidth (NBW) control pin is provided as an additional mechanism for adjusting PLL loop bandwidth without affecting the phase detector frequency.

Options are available for Hitless Switching (HS) with or without Phase Build-out (PBO). They provide SONET/SDH MTIE and TDEV compliance during a reference clock reselection.

Allowance for a single-ended input has been facilitated by a unique input resistor bias scheme, which is described next and shown in Figure 4.

#### Input Reference Clocks

Two clock reference inputs and a selection mux are provided. Either reference clock input can accept a differential clock signal (such as LVPECL or LVDS) or a single-ended clock input (LVCMOS or LVTTL on the non-inverting input).

A single-ended reference clock on the unselected reference input can cause an increase in output clock jitter. For this reason, differential reference inputs are preferred; interference from a differential input on the non-selected input is minimal.

Configuration of a single-ended input has been facilitated by biasing nDIF\_REF0 and nDEF\_REF1 to Vcc/2, with  $50k\Omega$  to Vcc and  $50k\Omega$  to ground. The input clock structure, and how it is used with either LVCMOS/LVTTL inputs or a DC- coupled LVPECL clock, is shown in Figure 4.



#### Differential Inputs

Differential LVPECL inputs are connected to both reference input pins in the usual manner. The external load termination resistors shown in Figure 4 (the 127 $\Omega$  and 82 $\Omega$  resistors) is ideally suited for both AC and DC coupled LVPECL reference clock lines. These provide the 50 $\Omega$  load termination and the V<sub>TT</sub> bias voltage.

#### Single-ended Inputs

Single-ended inputs (LVCMOS or LVTTL) are connected to the non-inverting reference input pin (DIF\_REF0 or DIF\_REF1). The inverting reference input pin (nDIF\_REF0 or nDIF\_REF1) must be left unconnected.

In single-ended operation, when the unused inverting input pin (nDIF\_REF0 or nDEF\_REF1) is left floating (not connected), the input will self-bias at VCC/2.

#### **PLL Operation**

The M2025/26 is a complete clock PLL. It uses a phase detector and configurable dividers to synchronize the output of the VCSO with the selected reference clock.



The M2025/26 components are similar to the M2020/21 components except that the M2025/26 includes the selectable AutoSwitch feature. The M2025/26 also has only one clock output, as the AutoSwitch control pins replace of the second output.

The PLL will work correctly, meaning it will phase-lock the VCSO output to the input reference clock, when the internal phase detector inputs are able to run at the same frequency. This means the PLL dividers must be set appropriately and a suitable reference frequency must be chosen for the intended output frequency. When the PLL is not set up appropriately, the VCSO is forced to its upper or lower operating limit which is typically about 250 ppm above or below the VCSO center frequency (no more than 500 ppm above or below).

In normal phase-locked condition, the instantaneous phase error is measured by the phase detector and is converted to charge pump current pulses. These current pulses are then integrated by the external loop filter to create a VCSO control voltage. The loop filter acts as a low pass filter to remove unwanted reference clock jitter above a determined frequency or PLL bandwidth. For reference phase jitter frequencies within the loop bandwidth, phase jitter amplitude is passed on to the output clock according to the PLL loop frequency response curve.

The relationship between the nominal VCSO center frequency (Fvcso), the M divider, and the input reference frequency (Fin) is:

$$Fvcso = Fin \times Mfin \times \frac{M}{R}$$

Example Frequency and Divider Combinations Using M2026-yz-622.0800

Fvcso =	Fin x	Mfin × M/R
	38.88	16 x (1/1, 4/4, etc.)
622.08	77.76	8 x (1/1, 4/4, etc.)
022.00 -	155.52	4 x (1/1, 4/4, etc.)
	622.08	1 x (1/1, 4/4, etc.)

Table 6: Example I/O Clock Frequency Combinations

The M, R, and Mfin dividers can be set by pin configuration using the input pins MR\_SEL1, MR\_SEL0, FIN\_SEL1, and FIN\_SEL0.

#### **Post-PLL Divider**

The M2025/26 also features a post-PLL (P) divider.

Through use of the P divider, the device's output frequency (Fout) can be that of the VCSO (such as 622.08MHz) or the VCSO frequency divided by 4, 8 or 32 (common optical reference clocks in SONET and SDH systems). The P\_SEL2:0 pins select the value for the P divider. (See Table 5 on pg. 3.)

Accounting for the P divider, the complete relationship between the input clock reference frequency (Fin) and output clock frequency (Fout) is defined as:

Fout = 
$$\frac{Fvcso}{P}$$
 = Fin ×  $\frac{M \times Mfin}{R \times P}$ 

Due to the narrow tuning range of the VCSO ( $\pm$ 120ppm guaranteed), appropriate selection of all of the following are required for the PLL be able to lock: VCSO center frequency, input frequency, and divider selections.

#### TriState

The TriState feature puts the LVPECL output driver into a high impedance state, effectively disconnecting the driver from the FOUT and nFOUT pins of the device. A logic 0 is then present on the clock net. The impedance of the clock net is then set to  $50\Omega$  by the external circuit resistors. (This is in distinction to a CMOS output in TriState, in which case the net goes to a high impedance and the logic value floats.) The  $50\Omega$ impedance level of the LVPECL TriState allows manufacturing In-circuit Test to drive the clock net with an external  $50\Omega$  generator to validate the integrity of clock net and the clock load.

Any unused output (single-ended or differential) should be left unconnected (floating) in system application. This minimizes output switching current and therefore minimizes noise modulation of the VCSO.

### Loss of Lock Indicator (LOL) Output Pin

Under normal device operation, when the PLL is locked, the LOL Phase Detector drives LOL to logic 0. Under circumstances when the VCSO cannot fully phase lock to the input (as measured by a greater than 4 ns discrepancy between the feedback and reference clock rising edges at the LOL Phase Detector) the LOL output goes to logic 1. The LOL pin will return back to logic 0 when the phase detector error is less than 2 ns. The loss of lock indicator is a low current LVCMOS output.

#### **Guidelines for Using LOL**

In a given application, the magnitude of peak-to-peak jitter at the phase detector will usually increase as the R divider is increased. If the LOL pin will be used to detect an unusual clock condition, or a clock fault, the MR\_SEL1:0 pins should be set to provide a phase detector frequency of 5MHz or greater (the phase detector frequency is equal to Fin divided by the R divider). Otherwise, false LOL indications may result. A phase detector frequency of 10MHz or greater is desirable when reference jitter is over 500ps, or when the device is used within a noisy system environment. LOL should not be used when the device is used in a loop timing application.

M2025/26 Datasheet Rev 1.0

Revised 30Jul2004



#### AutoSwitch (AUTO) Reference Clock Reselection

This device offers an automatic reference clock reselection feature for switching input reference clocks upon a reference clock failure. With the AUTO input pin set to high and the LOL output low, the device is placed into automatic reselection (AutoSwitch) mode. Once in AutoSwitch mode, when LOL then goes high (due to a reference clock fault), the input clock reference is automatically reselected internally, as indicated by the state change of the REF\_ACK output. Automatic clock reselection is made only once (it is non-revertive). Re-arming of automatic mode requires placing the device into manual selection (Manual Select) mode (AUTO pin low) before returning to AutoSwitch mode (AUTO pin high).

#### Using the AutoSwitch Feature

#### See alsoTable 7, Example AutoSwitch Sequence.

In application, the system is powered up with the device in Manual Select mode (AUTO pin is set low), allowing sufficient time for the reference clock and device PLL to settle. The REF\_SEL input selects the reference clock to be used in Manual Select mode and the initial reference clock used in AutoSwitch mode. The REF\_SEL input state must be maintained when switching to AutoSwitch mode (AUTO pin high) and must still be maintained until a reference fault occurs.

Once a reference fault occurs, the LOL output goes high and the input reference is automatically reselected. The

#### Example AutoSwitch Sequence

0 = Low; 1 = High. Example with REF\_SEL initially set to 0 (*i.e.*, DIF\_REF0 selected)

REF\_ACK output always indicates the reference selection status and the LOL output always indicates the PLL lock status.

A successful automatic reselection is indicated by a change of state of the REF\_ACK output and a momentary level high of the LOL output (minimum high time is 10 ns).

If an automatic reselection is made to a non-valid reference clock (one to which the PLL cannot lock), the REF\_ACK output will change state but the LOL output will remain high.

No further automatic reselection is made; only one reselection is made each time the AutoSwitch mode is armed. AutoSwitch mode is re-armed by placing the device into Manual Select mode (AUTO pin low) and then into AutoSwitch mode again (AUTO pin high).

Following an automatic reselection and prior to selecting Manual Select mode (AUTO pin low), the REF\_SEL pin has no control of reference selection. To prevent an unintential reference reselection, AutoSwitch mode must not be re-enabled until the desired state of the REF\_SEL pin is set and the LOL output is low. It is recommended to delay the re-arming of AutoSwitch mode, following an automatic reselection, to ensure the PLL is fully locked on the new reference. In most system configurations, where loop bandwidth is in the range of 100-1000 Hz and damping factor below 10, a delay of 500 ms should be sufficient. Until the PLL is fully locked intermittent LOL pulses may occur.

REF_SEL	Selected Clock Input	REF_ACK Output	AUTO Input	LOL Output	Conditions
					Initialization
0	DIF_REF0	0	0	1	Device power-up. Manual Select mode. DIF_REF0 input selected reference, not yet locked to.
0	DIF_REF0	0	0	-0-	LOL to 0: Device locked to reference (may get intermittent LOL pulses until fully locked).
0	DIF_REF0	0	-1-	0	AUTO set to 1: Device placed in AutoSwitch mode (with DIF_REF0 as initial reference clock).
					Operation & Activation
0	DIF_REF0	0	1	0	Normal operation with AutoSwitch mode armed, with DIF_REF0 as initial reference clock.
0	DIF_REF0	0	1	-1-	LOL to 1: Clock fault on DIF_REF0, loss of lock indicated by LOL pin,
0	-DIF_REF1-	-1-	1	1	and immediate automatic reselection to DIF_REF1 (indicated by REF_ACK pin).
0	DIF_REF1	1	1	-0-	LOL to 0: Device locks to DIF_REF1 (assuming valid clock on DIF_REF1).
					Re-initialization
-1-	DIF_REF1	1	1	0	REF_SEL set to 1: Prepares for Manual Selection of DIF_REF1 before then re-arming AutoSwitch.
1	DIF_REF1	1	-0-	0	AUTO set to 0: Manual Select mode entered briefly, manually selecting DIF_REF1 as reference.
1	DIF_REF1	1	-1-	0	AUTO set to 1: Device is placed in AutoSwitch mode (delay recommended to ensure device fully locked), re-initializing AutoSwitch with DIF_REF1 now specified as the initial reference clock.

Table 7: Example AutoSwitch Sequence



#### **Optional Hitless Switching and Phase Build-out**

The M2025/26 is available with a Hitless Switching feature that is enabled during device manufacturing. In addition, a Phase Build-out feature is also offered. These features are offered as device options and are specified by device order code. Refer to "Ordering Information" on pg. 12.

The Hitless Switching feature (with or without Phase Build-out) is designed for applications where switching occurs between two stable system reference clocks. It should not be used in loop timing applications, or when reference clock jitter is greater than 1 ns pk-pk. The Hitless Switching sequence is triggered by the LOL circuit, which is activated by a 4 ns phase transient. This magnitude of phase transient can generated by the CDR (Clock & Data Recovery unit) in loop timing mode, especially during a system jitter tolerance test. It can also be generated by some types of Stratum clock DPLLs (digital PLL), especially those that do not include a post de-jitter APLL (analog PLL).

When the M2025/26 is operating in wide bandwidth mode (NBW=0), the optional Hitless Switching function puts the device into narrow bandwidth mode during the Hitless Switching sequence. This allows the PLL to lock the new input clock phase gradually. With proper configuration of the external loop filter, the output clock phase change complies with MTIE and TDEV specifications for GR-253 (SONET) and ITU G.813 (SDH) during input reference clock changes.

The optional proprietary Phase Build-out (PBO) function enables the PLL to absorb most of the phase change of the input clock during reference switching. The PBO function selects a new VCSO clock edge for the PLL Phase Detector feedback clock, selecting the edge closest in phase to the new input clock phase. This reduces re-lock time, the generation of wander, and extra output clock cycles.

The Hitless Switching and Phase Build-out functions are triggered by the LOL circuit. For proper operation, a low phase detector frequency must be avoided. See "Guidelines for Using LOL" on pg. 5 for information regarding the phase detector frequency.

#### **HS/PBO Sequence Trigger Mechanism**

The HS function (or the combined HS/PBO function) is armed after the device locks to the input clock reference. Once armed, HS is triggered by the occurance of a Loss of Lock condition. This would typically occur as a consequence of a clock reference failure, a clock failure upstream to the M2025/26, or a M2025/26 clock reference mux reselection.

#### **HS/PBO Operation**

Once triggered, the following HS/PBO sequence occurs:

- 1. The HS function disables the PLL Phase Detector and puts the device into NBW (narrow bandwidth) mode. The internal resistor Rin is changed to  $2100k\Omega$ . See the Narrow Bandwidth (NBW) Control Pin on pg. 7.
- 2. If included, the PBO function adds to (builds out) the phase in the clock feedback path (in VCSO clock cycle increments) to align the feedback clock with the (new) reference clock input phase.
- 3. The PLL Phase Detector is enabled, allowing the PLL to re-lock.
- 4. Once the PLL Phase Detector feedback and input clocks are locked to within 2 nsec for 8 consecutive cycles, a timer (WBW timer) for resuming wide bandwidth (in 175 nsec) is started.
- 5. When the WBW timer times out, the device reverts to wide loop bandwidth mode (*i.e.*, Rin is returned to  $100k\Omega$ ) and the HS function is re-armed.

The LOL pin will indicate lock status on a cycle-to-cycle basis and may be intermittent until PLL phase lock has fully stabilized.

#### Narrow Bandwidth (NBW) Control Pin

A Narrow Loop Bandwidth control pin (NBW pin) is included to enable adjustment of the PLL loop bandwidth. In wide bandwidth mode (NBW=0), the internal resistor Rin is  $100k\Omega$ . With the NBW pin asserted (NBW=1), the internal resistor Rin is changed to  $2100k\Omega$ . This lowers the loop bandwidth by a factor of about 21 (2100 / 100) and lowers the damping factor by about 4.6 (the square root of 21), assuming the same external loop filter component values.

M2025/26 Datasheet Rev 1.0

7 of 12



#### **External Loop Filter**

To provide stable PLL operation, the M2025/26 requires the use of an external loop filter. This is provided via the provided filter pins (see Figure 5). The loop filter is implemented as a differential circuit to minimize system noise interference.



# Example Values for Loop Filter External Components <sup>1</sup> for M2025-yz-622.0800 and M2026-yz-622.0800

PLL bandwidth is affected by loop filter component values, "M" and "Mfin" values, and the "PLL Loop Constants" listed in AC Characteristics on pg. 11.

The MR\_SEL1 and MR\_SEL0 settings can be used to actively change PLL loop bandwidth in a given application. See "M and R Divider Look-Up Table (LUT)" on pg. 3.

See Table 8, Example Values for Loop Filter External Components, below.

#### **PLL Simulator Tool Available**

A free PC software utility is available on the ICS website (www.icst.com). The M2000 Timing Modules PLL Simulator is a downloadable application that simulates PLL jitter and wander transfer characteristics. This enables the user to set appropriate external loop component values in a given application.

-	2		
VCSO Parameters:	$K_{VCO} = 800 kHz/V, R_{IN} =$	$100k\Omega$ (pin NBW = 0),	VCSO Bandwidth = 700kHz.

Purpose	Device Configuration				Example External Component Values				Nominal Performance With These Values		
	F <sub>Ref</sub> (MHz)	F <sub>vcso</sub> (MHz)	FIN_SEL 1:0	MRSEL 1:0	R loop	C loop	R post	C post	PLL Loop Bandwidth	Damping Factor	Passband Peaking (dB)
Frequency	155.52	622.08	10	01	11.5k $\Omega$	2.2µF	32.4kΩ	470p	1kHz	6.0	0.05
Translation,	77.76	622.08	01	01	23.2kΩ	1.0µF	32.4kΩ	470p	1kHz	6.5	0.06
General	38.88 <sup>2</sup>	622.08	002	0 0	11.5k $\Omega$	2.2µF	32.4kΩ	470p	1kHz	6.7	0.05
Usaye	19.44 <sup>3</sup>	622.08	003	0 0	23.2kΩ	1.0µF	32.4kΩ	470p	1kHz	6.5	0.06
Jitter	622.08	622.08	11	10	5.6k $\Omega$	10µF	68k $\Omega$	470p	500Hz	6.3	0.05
Attenuation, Narrow	77.76	622.08	01	01	8.2kΩ	10µF	100k $\Omega$	470p	360Hz	6.5	0.05
	38.88 <sup>2</sup>	622.08	002	01	12.0kΩ	10µF	100k $\Omega$	470p	260Hz	6.7	0.05
Danuwiuth	19.44 <sup>3</sup>	622.08	003	0 0	8.2kΩ	10µF	100k $\Omega$	470p	360Hz	6.5	0.05

Table 8: Example Values for Loop Filter External Components

Note 1: K<sub>VCO</sub>, VCSO Bandwidth, M Divider Value, and External Loop Filter Component Values determine Loop Bandwidth, Damping Factor, and Passband Peaking. For PLL Simulator software, go to www.icst.com.

Note 2: M2026 only.

Note 3: M2025 only.

Refer to the M2025/26 product web page at www.icst.com/products/summary/m2025-2026.htm additional product information.



# **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

Symbol	Parameter	Rating	Unit
V	Inputs	-0.5 to V <sub>CC</sub> +0.5	V
Vo	Outputs	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>cc</sub>	Power Supply Voltage	4.6	V
T <sub>s</sub>	Storage Temperature	-45 to +100	°C
,			

Table 9: Absolute Maximum Ratings

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in Recommended Conditions of Operation, DC Characteristics, or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

# **RECOMMENDED CONDITIONS OF OPERATION**

Symbol	Parameter		Min	Тур	Max	Unit
V <sub>cc</sub>	Positive Supply Voltage		3.135	3.3	3.465	۷
T₄	Ambient Operating Temperature	9				
~	1 0 1	Commercial	0		+70	°C
		Industrial	-40		+85	°C
		Table 4	0. De			

Table 10: Recommended Conditions of Operation



### **ELECTRICAL SPECIFICATIONS**

#### DC Characteristics

Unless stated otherwise,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0$  °C to +70 °C (commercial),  $T_A = -40$  °C to +85 °C (industrial),  $F_{VCSO} = F_{OUT} = 622-675MHz$ , LVPECL outputs terminated with 50 $\Omega$  to  $V_{CC} - 2V$ 

	Symbol	Parameter		Min	Тур	Max	Unit	Conditions
Power Supply	v V <sub>cc</sub>	Positive Supply Voltage		3.135	3.3	3.465	V	
	I <sub>cc</sub>	Power Supply Current			175	225	mA	_
All	V <sub>P-P</sub>	Peak to Peak Input Voltage		0.15			V	
Differential	V <sub>CMR</sub>	Common Mode Input	DIF_REF0, NDIF_REF0, DIF_REF1. NDIF_REF1	0.5		V <sub>cc</sub> 85	V	
inputs	C <sub>IN</sub>	Input Capacitance	_ , _			4	рF	
Differential	I <sub>IH</sub>	Input High Current (Pull-down)				150	μA	$V_{CC} = V_{IN} =$
Inputs with	I <sub>IL</sub>	Input Low Current (Pull-down)	DIF_REF0, DIF_REF1	-5			μA	- 3.456V
Pull-down	R <sub>pulldown</sub>	Internal Pull-down Resistance			50		kΩ	_
Differential	I <sub>IH</sub>	Input High Current (Biased) <sup>1</sup>				150	μΑ	V <sub>IN</sub> =
Inputs Biasod to	I <sub>IL</sub>	Input Low Current (Biased) 1	nDIF_REF0, nDIF_REF1	-150			μA	- 0 to 3.456V
VCC/2 <sup>1</sup>	R <sub>bias</sub>	Biased to Vcc/2 <sup>1</sup>		-	(Note 1)			-
All LVCMOS	V <sub>IH</sub>	Input High Voltage	AUTO, REF_SEL, FIN_SEL1,	2		V <sub>cc</sub> + 0.3	۷	
/ LVTTL	V <sub>IL</sub>	Input Low Voltage	FIN_SELO, MR_SEL1,	-0.3		0.8	V	
inputs	C <sub>IN</sub>	Input Capacitance	P_SEL0, NBW			4	pF	
LVCMOS /	I <sub>IH</sub>	Input High Current (Pull-down)	AUTO, REF_SEL, FIN_SEL1,			150	μA	$V_{CC} = V_{IN} =$
LVIIL Inputs with	I	Input Low Current (Pull-down)	MR SELO, P SEL2, P SEL1,	-5			μΑ	- 0.400V
Pull-down	R <sub>pulldown</sub>	Internal Pull-down Resistance	P_SEL0		50		kΩ	
LVCMOS /	I	Input High Current (Pull-UP)				5	μA	$V_{\rm CC} = 3.456V$
LVIIL Inputs with	I	Input Low Current (Pull-UP)	NBW	-150			μA	_ v <sub>IN</sub> = 0 v
Pull-UP	R <sub>pullup</sub>	Internal Pull-UP Resistance			50		kΩ	
Differential	V <sub>OH</sub>	Output High Voltage		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 1.0	V	
Output	V <sub>OL</sub>	Output Low Voltage	FOUT, nFOUT	V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V	
	V <sub>P-P</sub>	Peak to Peak Output Voltage 2		0.4		0.85	٧	
LVCMOS	V <sub>OH</sub>	Output High Voltage		2.4		V <sub>cc</sub>	V	I <sub>OH</sub> = 1mA
Outputs	V <sub>OL</sub>	Output Low Voltage	LUL, NEF_AUK	GND		0.4	۷	I <sub>OL</sub> = 1mA

Note 1: Biased to Vcc/2, with  $50k\Omega$  to Vcc and  $50k\Omega$  to ground. See Figure 4, Input Reference Clocks, on pg. 4 Table 11: DC Characteristics Note 2: Single-ended measurement. See Figure 6, Output Rise and Fall Time, on pg. 11.



# **ELECTRICAL SPECIFICATIONS (CONTINUED)**

**AC Characteristics** Unless stated otherwise,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0$  °C to +70 °C (commercial),  $T_A = -40$  °C to +85 °C (industrial),  $F_{VCSO} = F_{OUT} = 622-675$ MHz, LVPECL outputs terminated with 50 $\Omega$  to  $V_{CC} - 2V$ 

;	Symbol	Parameter		Min	Тур	Max	Unit	Conditions
	F <sub>IN</sub>	Input Frequency	DIF_REF0, nDIF_REF0, DIF_REF1, nDIF_REF1	10		700	MHz	
	F <sub>OUT</sub>	Output Frequency	FOUT, nFOUT	15		700	MHz	
	APR	VCSO Absolute Pull-Range	Commercial	±120	±200		ppm	
			Industrial	±50	±150		ppm	
PLL Loop Constants <sup>1</sup>	$K_{VCO}$	VCO Gain			800		kHz/V	
	R <sub>IN</sub>	Internal Loop Resistor	Wide Bandwidth		100		kΩ	-
			Narrow Bandwidth		2100		kΩ	-
	$\mathrm{BW}_{\mathrm{VCSO}}$	VCSO Bandwidth			700		kHz	-
Phase Noise and Jitter	Φn	Single Side Band Phase Noise @622.08MHz	1kHz Offset		-73 dBc/Hz		Fin=19.44 or 38.88 MHz Mfin=32 or 16	
			10kHz Offset	-103 (		dBc/Hz		
			100kHz Offset		-126		dBc/Hz	M=1, R=1
	J(t)	Jitter (rms) @622.08MHz	12kHz to 20MHz		0.25	0.5	ps	
			50kHz to 80MHz		0.25	0.5	ps	
	odc	Output Duty Cycle <sup>2</sup>	P = 4, 8, or 32	45	50	55	%	
			P = 1	40	50	60	%	
	t <sub>R</sub>	Output Rise Time <sup>2</sup> for FOUT, nFOUT		200	450	500	ps	20% to 80%
	t <sub>F</sub>	Output Fall Time <sup>2</sup> for FOUT, nFOUT		200	450	500	ps	20% to 80%

Table 12: AC Characteristics

Note 1: Parameters needed for PLL Simulator software; see Table 8, Example Values for Loop Filter External Components, on pg. 8. Note 2: See Parameter Measurement Information on pg. 11.

# **PARAMETER MEASUREMENT INFORMATION**

#### **Output Rise and Fall Time**



Figure 6: Output Rise and Fall Time

#### **Output Duty Cycle**



Figure 7: Output Duty Cycle

Revised 30Jul2004

Product Data Sheet



VCSO BASED CLOCK PLL WITH AUTOSWITCH

# DEVICE PACKAGE - 9 x 9mm CERAMIC LEADLESS CHIP CARRIER

#### **Mechanical Dimensions:**



Refer to the M2025/26 product web page at www.icst.com/products/summary/m2025-2026.htm for recommended PCB footprint, solder mask, furnace profile, and related information.

NOTES

1. DIMENSIONS ARE IN INCHES, DIMENSIONS

IN [ ] ARE MM. 2. UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS

ARE ±.005 [.13]

Figure 8: Device Package - 9 x 9mm Ceramic Leadless Chip Carrier

# **ORDERING INFORMATION**

#### Part Numbering Scheme



#### Standard VCSO Output Frequencies (MHz)\*

	• •
622.0800	669.3120
625.0000	669.3266
627.3296	670.8386
644.5313	672.1600
666.5143	690.5692
669.1281	669.3120

Table 13: Standard VCSO Output Frequencies

 Figure 9: Part Numbering Scheme
 Note \*: Fout can equal Fvcso divided by: 1, 4, 8, or 32

 Consult ICS for the availability of other VCSO frequencies.

#### Example Part Numbers

VCSO Frequency (MHz)	Temperature	Order Part Number
622.08	commercial	M2025-11-622.0800 or M2026-11-622.0800
022.00	industrial	M2025-11I622.0800 or M2026-11I622.0800
625.00	commercial	M2025-11-625.0000 or M2026-11-625.0000
020.00	industrial	M2025-11I625.0000 or M2026-11I625.0000

Table 14: Example Part Numbers

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

M2025/26 Datasheet Rev 1.0