

38C2 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 38C2 group is the 8-bit microcomputer based on the 740 family core technology.

The 38C2 group has an LCD drive control circuit, a 10-channel A-D converter, and a Serial I/O as additional functions.

The various microcomputers in the 38C2 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

FEATURES

ILAIONEO	
● Basic machine-language	instructions71
ullet The minimum instruction	execution time 0.25 μs
	(at 8MHz oscillation frequency)
Memory size	
ROM	16 K to 60 K bytes
RAM	640 to 2048 bytes
● Programmable input/outp	ut ports51
	(common to SEG: 24)
●Interrupts	18 sources, 16 vectors
● Timers	8-bit X 4, 16-bit X 2
● A-D converter	10-bit X 8 channels
● Serial I/O	8-bit X 2 (UART or Clock-synchronized)
●PWM 10-bit >	C 2, 16-bit X 1 (common to IGBT output)

●LCD drive control circuit
Bias
Duty
Common output4
Segment output24
●Two clock generating circuits
(connect to external ceramic resonator or quartz-crystal oscillator)
● Watchdog timer 8-bit X 1
LED direct drive port
(average current: 15 mA, peak current: 30 mA, total current: 90 mA)
● Power source voltage
In through mode4.0 to 5.5 V
(at 8 MHz oscillation frequency)
In frequency/2 mode1.8 to 5.5 V
(at 4 MHz oscillation frequency, A-D operation excluded)
In low-speed mode
(at 32 kHz oscillation frequency)
● Power dissipation
In through mode26 mW
(at 8 MHz oscillation frequency, VCC = 5 V)
In low-speed mode
(at 32 kHz oscillation frequency, Vcc = 3 V)
● Operating temperature range – 20 to 85°C




Fig. 1 M38C2XMX-XXXFP pin configuration









Fig. 2 Functional block diagram





PIN DESCRIPTION

Table 1 Pin description (1)

Pin	Name	Function	Function excep	t a port function			
Vcc, Vss	Power source	• Apply voltage of 1.8 V to 5.5 V to Vcc, and 0 V to Vss.		•			
VREF	Analog reference voltage	Reference voltage input pin for A-D converter.					
AVss	Analog power source	GND input pin for A-D converter. Connect to Vss.					
RESET	Reset input	Reset input pin for active "L."					
XIN	Clock input	• Input and output pins for the main clock generating circ	uit.				
		• Feedback resistor is built in between XIN pin and XOUT	pin.				
Vour	Ola ale acetacet	Connect a ceramic resonator or a quartz-crystal oscillate	tor between the XIN a	nd Xout pins to			
Xout	Clock output	set the oscillation frequency. When an external clock is	used, connect the clo	ock source to XIN,			
		and leave Xout pin open.					
VL3	LCD power	• Input 0 ≤ VL1 ≤ VL2 ≤ VL3 ≤ VCC voltage.					
	source	• Input 0 – VL3 voltage to LCD.					
COMo -	Common output	LCD common output pins.					
COM ₃		COM2 and COM3 are not used at 1/2 duty ratio.					
		COM3 is not used at 1/3 duty ratio.					
P00/SEG0 -	I/O port P0	• 8-bit I/O port.	LCD segment	Key input interrupt			
P03/SEG3		CMOS compatible input level.	output pins	pins			
P04/SEG4 -		CMOS 3-state output structure.					
P07/SEG7		I/O direction register allows each port to be individually					
P10/SEG8 -	I/O port P1	programmed as either input or output.					
P17/SEG15		Pull-up control is enabled.					
P20/SEG16 -	I/O port P2						
P25/SEG21	_						
P26/SEG22/VL1				LCD power source			
P27/SEG23/VL2				input pins			
P30/SRDY2	I/O port P3		Serial I/O2 function	pins			
P31/SCLK2							
P32/TxD2							
P33/RxD2	_						
P34/INT2	-		• External interrupt p				
P35/Txout			• Timer X, Timer 2 or	atput pins			
P36/T2ΟUT/φ P37/CNTR0	_		a Timer V function ni	•			
P40/OOUT0/AN0	I/O port P4		Timer X function pi	Oscillation external			
P41/Oout1/AN1	1/O port P4			output pins			
P42/AN2-	_		pins	Output piris			
P45/AN5							
P46/RTP0/AN6	_			Real time port			
P47/RTP1/AN7				function pins			
P50/INT0	I/O port P5		External interrupt p	· · · · · · · · · · · · · · · · · · ·			
P51/INT1				-			
P52/T3OUT/PWM0	1		• Timer 3, Timer 4 ou	utput pins			
P53/T40UT/PWM1			PWM output pins	1 1			
P54/RxD1	1		Serial I/O1 function	pins			
P55/TxD1			Key input interrupt				
P56/SCLK1							
P57/SRDY1							





PIN DESCRIPTION

Table 2 Pin description (2)

Pin	Name	Function	Function except a port function
P60/CNTR1	I/O port P6	• 3-bit I/O port.	Timer Y function pin
P61/XCIN	-	CMOS compatible input level.	I/O pins for sub-clock generating circuit.
Р62/ХСОИТ		CMOS 3-state output structure.	Connect oscillators to them.
		•I/O direction register allows each pin to be individually	
		programmed as either input or output.	
		Pull-up control is enabled.	
CNVss	CNVss	• VPP power input pin in the flash mode. When MCU is	operating, connect to Vss.





PART NUMBERING




Fig. 3 Part numbering





GROUP EXPANSION

Mitsubishi plans to expand the 38C2 group as follows.

Memory Type

Support for mask ROM, Flash-memory versions

Memory Size

ROM/flash memory size	16 K to 60 K bytes
RAM size	640 to 2048 bytes

Packages




Fig. 4 Memory expansion plan

Currently supported products are listed below.

Table 3 Support products

As of May 2000

Product name	ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38C29MC-XXXFP	49152 (49022)	2048	64P6N-A	Mask ROM version
M38C29MC-XXXHP			64P6Q-A	Mask ROM version
M38C24M6-XXXFP	24576 (24446)	640	64P6N-A	Mask ROM version
M38C24M6-XXXHP			64P6Q-A	Mask ROM version
M38C24M4-XXXFP	16384 (16254)	640	64P6N-A	Mask ROM version
M38C24M4-XXXHP			64P6Q-A	Mask ROM version
M38C29FFFP	61440 (61310)	2048	64P6N-A	Flash memory version
M38C29FFHP			64P6Q-A	Flash memory version





FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The 38C2 group uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set

Machine-resident 740 Family instructions are as follows:

The FST and SLW instructions cannot be used.

The STP, WIT, MUL, and DIV instructions can be used.

[Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

[Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

[Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

[Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts.

The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116".

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 6.

Store registers other than those described in Figure 6 with program when the user needs them during interrupts or subroutine calls.

[Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed





Fig. 5 740 Family CPU register structure








Fig. 6 Register push and pop at interrupt generation and subroutine call

Table 4 Push and pop instructions of accumulator or processor status register

table 1 1 delt and pop men delicite of accumulater of processes elated register								
	Push instruction to stack	Pop instruction from stack						
Accumulator	PHA	PLA						
Processor status register	PHP	PLP						





[Processor Status Register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag , Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

• Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

• Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

• Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

· Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".

• Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

• Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

• Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 5 Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	_	SEI	SED	_	SET	_	-
Clear instruction	CLC	_	CLI	CLD	_	CLT	CLV	-





[CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the control bit for the internal system clock.

The CPU mode register is allocated at address 003B16.




Fig. 7 Structure of CPU mode register





MEMORY Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 8 Memory map diagram





0000 ₁₆ Port P0 (P0)	002016	Timer 1 (T1)
0001 ₁₆ Port P0 direction register (P0D)	002116	Timer 2 (T2)
0002 ₁₆ Port P1 (P1)	002216	Timer 3 (T3)
0003 ₁₆ Port P1 direction register (P1D)	002316	Timer 4 (T4)
0004 ₁₆ Port P2 (P2)	002416	PWM01 register (PWM01)
0005 ₁₆ Port P2 direction register (P2D)	002516	Timer 12 mode register (T12M)
0006 ₁₆ Port P3 (P3)	002616	Timer 34 mode register (T34M)
0007 ₁₆ Port P3 direction register (P3D)	002716	
0008 ₁₆ Port P4 (P4)	002816	Compare register (low-order) (COMPL)
0009 ₁₆ Port P4 direction register (P4D)	002916	Compare register (high-order) (COMPH)
000A ₁₆ Port P5 (P5)	002A ₁₆	Timer X (low-order) (TXL)
000B ₁₆ Port P5 direction register (P5D)	002B ₁₆	Timer X (high-order) (TXH)
000C ₁₆ Port P6 (P6)	002C ₁₆	Timer X (extension) (TXEX)
000D ₁₆ Port P6 direction register (P6D)	002D ₁₆	Timer Y (low-order) (TYL)
000E ₁₆		Timer Y (high-order) (TYH)
000F ₁₆		Timer X mode register (TXM)
001016		Timer Y mode register (TYM)
001116	003116	
001216	003216	
001316	003316	
001416	003416	
001516	003516	
001616	003616	
001716		Watchdog timer control register (WDTCON)
0018 ₁₆ Clock output control register (CKOUT)		LCD power control register (VLCON)
0019 ₁₆ A-D control register (ADCON)		LCD mode register (LM)
001A ₁₆ A-D conversion register (low-order) (ADL)	003A ₁₆	Interrupt edge selection register (INTEDGE)
001B ₁₆ A-D conversion register (high-order) (ADH)	 	CPU mode register (CPUM)
001C ₁₆ Transmit/receive buffer register 1 (TB1/RB1)		Interrupt request register 1 (IREQ1)
001D ₁₆ Serial I/O1 status register (SIO1STS)		Interrupt request register 2 (IREQ2)
001E ₁₆ Transmit/receive buffer register 2 (TB2/RB2)		Interrupt control register 1 (ICON1)
001F ₁₆ Serial I/O2 status register (SIO2STS)	003F ₁₆	Interrupt control register 2 (ICON2)
0FE0 ₁₆ Serial I/O1 control register (SIO1CON)	0FF016	Oscillation output control register (OSCOUT)
0FE1 ₁₆ UART1 control register (UART1CON)		PULL register (PULL)
0FE2 ₁₆ Baudrate generator 1 (BRG1)		Key input control register (KIC)
0FE3 ₁₆ Serial I/O2 control register (SIO2CON)		Timer 1234 mode register (T1234M)
0FE4 ₁₆ UART2 control register (UART2CON)		Timer X control register (TXCON)
0FE5 ₁₆ Baudrate generator 2 (BRG2)	0FF5 ₁₆	Timer 12 frequency division selection register (PRE12)
0FE616	0FF6 ₁₆	Timer 34 frequency division selection register (PRE34)
0FE716	0FF7 ₁₆	Timer XY frequency division selection register (PREXY)
0FE816	0FF8 ₁₆	Segment output disable register 0 (SEG0)
0FE916	0FF9 ₁₆	Segment output disable register 1 (SEG1)
0FEA ₁₆	0FFA ₁₆	Segment output disable register 2 (SEG2)
0FEB ₁₆	0FFB ₁₆	Timer Y mode register 2 (TYM2)
0FEC16	0FFC ₁₆	
0FED ₁₆	0FFD ₁₆	
0FEE16	OFFE ₁₆	Flash memory control register (FMCR)
0FEF16	OFFF16	Reserved area
	_	

Fig. 9 Memory map of special function register (SFR)





I/O PORTS Direction Registers

The I/O ports P0–P6 have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When "0" is written to the bit of the direction register, the corresponding pin becomes an input pin. As for ports P0–P2, when "1" is written to the bit of the direction register and the segment output disable register, the corresponding pin becomes an output pin. As for ports P3–P6, when "1" is written to the bit of the direction register, the corresponding pin becomes an output pin.

If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Pull-up Control

Each individual bit of ports P0–P2 can be pulled up with a program by setting direction registers and segment output disable registers 0 to 2 (addresses 0FF816 to 0FFA16).

The pin is pulled up by setting "0" to the direction register and "1" to the segment output disable register.

By setting the PULL register (address 0FF116), ports P3–P6 can control pull-up with a program.

However, the contents of PULL register do not affect ports programmed as the output ports.




Fig. 10 Structure of ports P0 to P2




Fig. 11 Structure of PULL register and segment output disable register



Table 6 List of I/O port function

Pin	Name	Input/Output	I/O format	Non-por	t function	Related SFRs	Ref. No.
P00/SEG0 -	Port P0	Input/Output,	CMOS compatible	LCD segment	Key input	Segment output disable	(1)
P03/SEG3		individual bits	input level	output	(key-on wakeup)	register 1	
			CMOS 3-state output		interrupt input		
P04/SEG4 -							(2)
P07/SEG7							
P10/SEG8 -	Port P1	Input/Output,	CMOS compatible			Segment output disable	
P17/SEG15		individual bits	input level			register 2	
			CMOS 3-state output				
P20/SEG16 -	Port P2	Input/Output,	CMOS compatible			Segment output disable	
P25/SEG21		individual bits	input level			register 3	
P26/SEG22/VL1			CMOS 3-state output		LCD power		
P27/SEG23/VL2					input		
P30/SRDY2	Port P3	Input/Output,	CMOS compatible	Serial I/O2 fun	ction I/O	PULL register	(3)
P31/SCLK2		individual bits	input level			Serial I/O2 control register	(4)
P32/TxD2			CMOS 3-state output			Serial I/O2 status register	(5)
P33/RxD2						UART2 control register	(6)
P34/INT2				External interre	upt input	PULL register	(7)
						Interrupt edge selection	
						register	
P35/Txout				Timer X output		PULL register	(8)
Р36/Т2ОUТ/ф				Timer 2 output		Timer X mode register	(9)
						Timer 12 mode register	
P37/CNTR0				Timer X function	on input	PULL register	(7)
					1	Timer X mode register	
P40/OOUT0/AN0	Port P4	Input/Output,	CMOS compatible	A-D conversion	Oscillation	PULL register	(11)
P41/Oout1/AN1		individual bits	input level	input	external	A-D control register	
			CMOS 3-state output		output		
P42/AN2-							(10)
P45/AN5							
P46/RTP0/AN6					Real time	PULL register	(11)
P47/RTP1/AN7					port function	A-D control register	
					output	Timer Y mode register	
P50/INT0	Port P5	Input/Output,	CMOS compatible	External interre	upt input	PULL register	(7)
P51/INT1		individual bits	input level			Interrupt edge selection	
	_		CMOS 3-state output			register	
P52/T3OUT/PWM0				Timer 3 output		PULL register	(9)
P53/T4OUT/PWM1				Timer 4 output		Timer 12 mode register	
	4			PWM output	1		
P54/RxD1				Serial I/O1	Key input	PULL register	(12)
P55/TxD1				function I/O	(key-on wakeup)	Serial I/O1 control register	(13)
P56/SCLK1					interrupt input		(14)
P57/SRDY1	1				L	UART1 control register	(15)
P60/CNTR1	Port P6	Input/Output,	CMOS compatible	Timer Y function	on input	PULL register	(7)
	4	individual bits	input level			Timer Y mode register	
P61/XCIN	_		CMOS 3-state output	Sub-clock osci	illation circuit	PULL register	(16)
P62/XCOUT	1					CPU mode register	(17)
COM0-COM3	Common	Output	LCD common output			LCD mode register	(18)

Notes 1: For details of how to use double/triple function ports as function I/O ports, refer to the applicable sections.

2: Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.








Fig. 12 Port block diagram (1)









Fig. 13 Port block diagram (2)








Fig. 14 Port block diagram (3)



INTERRUPTS

Interrupts occur by nineteen sources: six external, twelve internal, and one software.

Interrupt Control

Each interrupt except the BRK instruction interrupt have both an interrupt request bit and an interrupt enable bit, and is controlled by the interrupt disable flag. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software. The BRK instruction interrupt and reset cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt and reset. If several interrupts requests occurs at the same time the interrupt with highest priority is accepted first.

Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

- 1. The processing being executed is stopped.
- The contents of the program counter and processor status register are automatically pushed onto the stack.
- The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- 4. The interrupt jump destination address is read from the vector table into the program counter.

■ Notes on Interrupts

When the active edge of an external interrupt (INT₀ – INT₂, CNTR₀ or CNTR₁) is set or an interrupt source where several interrupt source is assigned to the same vector address is switched, the corresponding interrupt request bit may also be set. Therefore, take following sequence:

- (1) Disable the interrupt.
- (2) Set the interrupt edge selection register (Timer X control register for CNTR₀, Timer Y mode register for CNTR₁).
- (3) Clear the set interrupt request bit to "0."
- (4) Enable the interrupt.

Table 7 Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addres	sses (Note 1)	Interrupt Request	5 .
Interrupt Source	Phonity	High	Low	Generating Conditions	Remarks
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable
INT ₀	2	FFFB16	FFFA16	At detection of either rising or falling edge of INTo input	External interrupt (active edge selectable)
INT ₁	3	FFF916	FFF816	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
INT2	4	FFF716	FFF616	At detection of either rising or falling edge of INT2 input	Valid when INT2 interrupt is selected External interrupt (active edge selectable)
Key input (key-on wakeup)				At falling of ports P00–P03, P54–P57 input logical level AND	Valid when key input interrupt is selected External interrupt (falling valid)
Serial I/O1 receive	5	FFF516	FFF416	At completion of serial I/O1 data receive	Valid only when serial I/O1 is selected
Serial I/O1 transmit	6	FFF316	FFF216	At completion of serial I/O1 transmit shift or transmit buffer is empty	Valid only when serial I/O1 is selected
Serial I/O2 receive	7	FFF116	FFF016	At completion of serial I/O2 data receive	Valid only when serial I/O2 is selected
Serial I/O2 transmit	8	FFEF16	FFEE16	At completion of serial I/O2 transmit shift or transmit buffer is empty	Valid only when serial I/O2 is selected
Timer X	9	FFED16	FFEC16	At timer X underflow	
Timer 1	10	FFEB16	FFEA ₁₆	At timer 1 underflow	Valid only when timer 1 interrupt is selected
Timer 2	11	FFE916	FFE816	At timer 2 underflow	Valid only when timer 2 interrupt is selected
Timer 3	12	FFE716	FFE616	At timer 3 underflow	
Timer 4	13	FFE516	FFE416	At timer 4 underflow	
CNTR ₀	14	FFE316	FFE216	At detection of either rising or falling edge of CNTRo input	External interrupt (active edge selectable)
Timer Y	15	FFE116	FFE016	At timer Y underflow	
CNTR ₁				At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)
A-D conversion	16	FFDF16	FFDE16	At completion of A-D conversion	Valid when A-D conversion interrupt is selected
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

Notes 1: Vector addresses contain interrupt jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.








Fig. 15 Interrupt control





Fig. 16 Structure of interrupt-related registers





Key Input Interrupt (Key-on Wake-Up)

A key input interrupt request is generated by detecting the falling edge from any pin of ports P00–P03, P54–P57 that have been set to input mode. In other words, it is generated when AND of input level

goes from "1" to "0". An example of using a key input interrupt is shown in Figure 17, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P54–P57.




Fig. 17 Connection example when using key input interrupt and ports P0 and P5 block diagram





A key input interrupt is controlled by the key input control register and port direction registers. When the key input interrupt is enabled, set "1" to the key input control register. A key input of any pin of ports P00–P03, P54–P57 that have been set to input mode is accepted.




Fig. 18 Structure of key input control register





TIMERS 8-Bit Timer

The 38C2 group has four built-in timers: Timer 1, Timer 2, Timer 3, and Timer 4.

Each timer has the 8-bit timer latch. All timers are down-counters. When the timer reaches "0016," the contents of the timer latch is reloaded into the timer with the next count pulse. In this mode, the interrupt request bit corresponding to that timer is set to "1."

The count can be stopped by setting the stop bit of each timer to "1."

Frequency Divider For Timer

Timer 1, timer 2, timer 3 and timer 4 have the frequency divider for the count source. The count source of the frequency divider is switched to XIN or XCIN by the CPU mode register. The frequency divider is controlled by the 3-bit register. The division ratio can be selected from as follows;

1/1, 1/2, 1/16, 1/32, 1/64, 1/128, 1/256, 1/1024 of f(XiN) or f(XciN).

●Timer 1, Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

When f(XCIN) is selected as the count source, counting can be performed regardless of XCIN oscillation. However, when XCIN is stopped, the external pulse input from XCIN pin is counted. Also, by the timer 12 mode register, each time timer 2 underflows, the signal of which polarity is inverted can be output from P36/T2OUT pin.

At reset, all bits of the timer 12 mode register are cleared to "0," timer 1 is set to "FF16," and timer 2 is set to "0116."

When executing the STP instruction, previously set the wait time at return.

• Timer 3, Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register. Also, by the timer 34 mode register, each time timer 3 or timer 4 underflows, the signal of which polarity is inverted can be output from P52/T3OUT pin or P53/T4OUT pin.

■ Timer 3 PWM0 Mode, Timer 4 PWM1 Mode

A PWM rectangular waveform corresponding to the 10-bit accuracy can be output from the P52/PWMo pin and P53/PWM1 pin by setting the timer 34 mode register and PWM01 register (refer to Figure 21).

The "n" is the value set in the timer 3 (address 002216) or the timer 4 (address 002316). The "ts" is one period of timer 3 or timer 4 count source.

One output pulse is the short interval. Four output pulses are the long interval. "H" width of the short interval is obtained by n \times ts. However, in the long interval, "H" width of output pulse is extended for ts which is set by the PWM01 register (address 002416).









Fig. 19 Structure of timer related register








Fig. 20 Block diagram of timers 1, 2, 3 and 4








Fig. 21 Waveform of PWM01

16-bit Timer

Frequency Divider For Timer

Each timer X and timer Y have the frequency dividers for the count source. The count source of the frequency divider is switched to XIN or XCIN by the CPU mode register. The division ratio of each timer can be controlled by the 3-bit register. The division ratio can be selected from as follows;

1/1, 1/2, 1/16, 1/32, 1/64, 1/128, 1/256, 1/1024 of f(XIN) or f(XCIN).

Timer X

The timer X count source can be selected by setting the timer X mode register. When f(XCIN) is selected as the count source, counting can be performed regardless of XCIN oscillation. However, when XCIN is stopped, the external pulse input from XCIN pin is counted.

The timer X operates as down-count. When the timer contents reach "000016", an underflow occurs at the next count pulse and the timer latch contents are reloaded. After that, the timer continues countdown. When the timer underflows, the interrupt request bit corresponding to the timer X is set to "1".

Six operating modes can be selected for timer X by the timer X mode register and timer X control register.

(1) Timer Mode

The count source can be selected by setting the timer X mode register. In this mode, timer X operates as the 18-bit counter by setting the timer X register (extension).

(2) Pulse Output Mode

Pulses of which polarity is inverted each time the timer underflows are output from the TXOUT pin. Except for that, this mode operates just as in the timer mode.

When using this mode, set the port sharing the TXOUT pin to output mode.

(3) IGBT Output Mode

After dummy output from the TXOUT pin, count starts with the INTo pin input as a trigger. In the case that the timer X output edge switch bit is "0", when the trigger is detected or the timer X underflows, "H" is output from the TXOUT pin. When the count value corresponds with the compare register value, the TXOUT output becomes "L".

After noise is cleared by noise filters, judging continuous 4-time same levels with sampling clocks to be signals, the INTo signal can use 4 types of delay time by a delay circuit.

When using this mode, set the port sharing the INTo pin to input mode and set the port sharing the TXOUT pin to output mode.

When the timer X output control bit 1 or 2 of the timer X control register is set to "1", the timer X count stop bit is fixed to "1" forcibly by the interrupt signal of INT1 or INT2. And then, by stopping the timer X counting, the TXOUT output can be fixed to the signal output at that time

Do not write "1" to the timer X register (extension) when using the IGBT output mode.

(4) PWM Mode

IGBT dummy output, an external trigger with the INTo pin and output control with pins INT1 and INT2 are not used. Except for those, this mode operates just as in the IGBT output mode.

The period of PWM waveform is specified by the timer X set value. In the case that the timer X output edge switch bit is "0", the "H" interval is specified by the compare register set value.

When using this mode, set the port sharing the TXOUT pin to output mode

Do not write "1" to the timer X register (extension) when using the PWM mode.








Fig. 22 Waveform of PWM/IGBT

(5) Event Counter Mode

The timer counts signals input through the CNTR₀ pin. In this mode, timer X operates as the 18-bit counter by setting the timer X register (extension). When using this mode, set the port sharing the CNTR₀ pin to input mode.

In this mode, the window control can be performed by the timer 1 underflow. When the bit 5 (data for control of event counter window) of the timer X mode register is set to "1", counting is stopped at the next timer 1 underflow. When the bit is set to "0", counting is restarted at the next timer 1 underflow.

(6) Pulse Width Measurement Mode

In this mode, the count source is the output of frequency divider for timer. In this mode, timer X operates as the 18-bit counter by setting the timer X register (extension). When the bit 6 of the CNTRo active edge switch bits is "0", counting is executed during the "H" interval of CNTRo pin input. When the bit is "1", counting is executed during the "L" interval of CNTRo pin input. When using this mode, set the port sharing the CNTRo pin to input mode.

■ Notes on Timer X (1) Write Order to Timer X

 In the timer mode, pulse output mode, event counter mode and pulse width measurement mode, write to the following registers in the order as shown below;

the timer X register (extension),

the timer X register (low-order),

the timer X register (high-order).

Do not write to only one of them.

When the above mode is set and timer X operates as the 16-bit counter, if the timer X register (extension) is never set after reset is released, setting the timer X register (extension) is not required. In this case, write the timer X register (low-order) first and the timer X register (high-order). However, once writing to the timer X register is executed, note that the value is retained to the reload latch.

 In the IGBT and PWM modes, do not write "1" to the timer X register (extension). Also, when "1" is already written to the timer X register, be sure to write "0" to the register before using.

Write to the following registers in the order as shown below;

the compare register (high- and low-order),

the timer X register (extension),

the timer X register (low-order),

the timer X register (high-order).

It is possible to use whichever order to write to the compare register (high- and low-order). However, write both the compare register and the timer X register at the same time.

(2) Read Order to Timer X

 In all modes, read the following registers in the order as shown below; the timer X register (extension),

the timer X register (high-order),

the timer X register (low-order).

When reading the timer X register (extension) is not required, read the timer X register (high-order) first and the timer X register (low-order).

Read order to the compare register is not specified.

 If reading to the timer X register during write operation or writing to it during read operation is performed, normal operation will not be performed.

(3) Write to Timer X

 When writing a value to the timer X address to write to the latch only, the value is set into the reload latch and the timer is updated at the next underflow. Normally, when writing a value to the timer X address, the value is set into the timer and the timer latch at the same time, because they are written at the same time.

When writing to the latch only, if the write timing to the high-order reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the high-order reload latch.

• Do not switch the timer count source during timer count operation. Stop the timer count before switching it.





(4) Set of Timer X Mode Register

Set the write control bit of the timer X mode register to "1" (write to the latch only) when setting the IGBT output and PWM modes. Output waveform simultaneously reflects the contents of both registers at the next underflow after writing to the timer X register (high-order).

(5) Output Control Function of Timer X

When using the output control function (INT1 and INT2) in the IGBT output mode, set the levels of INT1 and INT2 to "H" in the falling edge active or to "L" in the rising edge active before switching to the IGBT output mode.

(6) Note on Switch of CNTR₀ Active Edge

- When the CNTRo active edge switch bits are set, at the same time, the interrupt active edge is also affected.
- When the pulse width is measured, set the bit 7 of the CNTRo active edge switch bits to "0".

Timer Y

Timer Y is a 16-bit timer.

The timer Y count source can be selected by setting the timer Y mode register. When f(XCIN) is selected as the count source, counting can be performed regardless of XCIN oscillation. However, when XCIN is stopped, the external pulse input from XCIN pin is counted.

Four operating modes can be selected for timer Y by the timer Y mode register. Also, the real time port can be controlled.

(1) Timer Mode

The timer Y count source can be selected by setting the timer Y mode register.

(2) Period Measurement Mode

The interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting. Except for that, this mode operates just as in the timer mode.

The timer value just before the reloading at rising/falling of CNTR1 pin input is retained until the timer Y is read once after the reload. The rising/falling timing of CNTR1 pin input is found by CNTR1 interrupt. When using this mode, set the port sharing the CNTR1 pin to input mode.

(3) Event Counter Mode

The timer counts signals input through the CNTR1 pin.

Except for that, this mode operates just as in the timer mode.

When using this mode, set the port sharing the CNTR1 pin to input mode.

(4) Pulse Width HL Continuously Measurement Mode

The interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for that, this mode operates just as in the period measurement mode. When using this mode, set the port sharing the CNTR1 pin to input mode.

■ Notes on Timer Y

CNTR1 Interrupt Active Edge Selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.

Timer Y Read/Write Control

 When reading from/writing to timer Y, read from/write to both the high-order and low-order bytes of timer Y. When the value is read, read the high-order bytes first and the low-order bytes next. When the value is written, write the low-order bytes first and the highorder bytes next.

If reading from the timer Y register during write operation or writing to it during read operation is performed, normal operation will not be performed.

- When writing a value to the timer Y address to write to the latch only, the value is set into the reload latch and the timer is updated at the next underflow. Normally, when writing a value to the timer Y address, the value is set into the timer and the timer latch at the same time, because they are set to write at the same time.
- When writing to the latch only, if the write timing to the high-order reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the high-order reload latch.
- Do not switch the timer count source during timer count operation.
 Stop the timer count before switching it.

● Real Time Port Control

When the real time port function is valid, data for the real time port is output from ports P47 and P46 each time the timer Y underflows. (However, if the real time port control bit is changed from "0" to "1" after the data for real time port is set, data is output independent of the timer Y operation.) When the data for the real time port is changed while the real time port function is valid, the changed data is output at the next underflow of timer Y. Before using this function, set the corresponding port direction registers to output mode.








Fig. 23 Structure of Timer X, Y related registers









Fig. 24 Block diagram of Timer X, Y





SERIAL I/O

The 38C2 group has built-in two 8-bit serial I/O. Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O mode can be selected by setting the serial I/O mode selection bit of the serial I/O control register to "1". For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB.




Fig. 25 Block diagram of clock synchronous serial I/O




Fig. 26 Operation of clock synchronous serial I/O function





(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the

two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 27 Block diagram of UART serial I/O




Fig. 28 Operation of UART serial I/O function





[Transmit Buffer Register/Receive Buffer Register (TB/RB)]

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

[Serial I/O Status Register (SIO1STS, SIO2STS)]

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the serial I/O control register) also clears all the status flags, including the error flags.

All bits of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

[Serial I/O Control Register (SIO1CON, SIO2CON)]

The serial I/O control register consists of eight control bits for the serial I/O function.

[UART Control Register (UART1CON, UART2CON)]

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is always valid and sets the output structure of the P55/TxD1 [P32/TxD2] pin.

[Baud Rate Generator (BRG1, BRG2)]

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.








Fig. 29 Structure of serial I/O related registers





A-D CONVERTER

The 38C2 group has a 10-bit A-D converter. The A-D converter performs successive approximation conversion.

[A-D Conversion Register (ADL, ADH)]

One of these registers is a high-order register, and the other is a low-order register. The high-order 8 bits of a conversion result is stored in the A-D conversion register (high-order) (address 001B16), and the low-order 2 bits of the same result are stored in bit 7 and bit 6 of the A-D conversion register (low-order) (address 001A16).

During A-D conversion, do not read these registers.

Also, the connection between the resistor ladder and reference voltage input pin (VREF) can be controlled by the VREF input switch bit (bit 0 of address 001A16). When "1" is written to this bit, the resistor ladder is always connected to VREF. When "0" is written to this bit, the resistor ladder is disconnected from VREF except during the A-D conversion.

[A-D Control Register (ADCON)]

This register controls A-D converter. Bits 2 to 0 are analog input pin selection bits. Bit 3 is an AD conversion completion bit and "0" during A-D conversion. This bit is set to "1" upon completion of A-D conversion. A-D conversion is started by setting "0" in this bit.

[Comparison Voltage Generator]

The comparison voltage generator divides the voltage between AVSS and VREF, and outputs the divided voltages.

[Channel Selector]

The channel selector selects one of the input ports P47/AN7–P40/AN0 and inputs it to the comparator.

[Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD conversion interrupt request bit to "1."




Fig. 30 Structure of A-D control register





Fig. 31 Block diagram of A-D converter





LCD DRIVE CONTROL CIRCUIT

The 38C2 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- · LCD display RAM
- · Segment output disable register
- LCD mode register
- Selector
- Timing controller
- Common driver
- · Segment driver
- · Bias control circuit

A maximum of 24 segment output pins and 4 common output pins can be used.

Up to 96 pixels can be controlled for an LCD display. When the LCD enable bit is set to "1" after data is set in the LCD mode register, the

segment output disable register, and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 8 Maximum number of display pixels at each duty ratio

Duty ratio	Maximum number of display pixels
2	48 dots or 8 segment LCD 6 digits
3	72 dots or 8 segment LCD 9 digits
4	96 dots or 8 segment LCD 12 digits




Fig. 32 Structure of LCD related registers








Fig. 33 Block diagram of LCD controller/driver





Bias Control and Applied Voltage to LCD Power Input Pins

When the voltage is applied from the LCD power input pins (VL1–VL3), set the VL pin input selection bit (bit 5 of the LCD power control register) and VL3 connection bit (bit 6 of LCD power control register) to "1", apply the voltage value shown in Table 9 according to the bias value. In this case, SEG22 pin and SEG23 pin cannot be used. Select a bias value by the bias control bit (bit 2 of the LCD mode register).

Table 9 Bias control and applied voltage to VL1-VL3

	en an en anna apparent i en age de de l'en en e
Bias value	Voltage value
1/3 bias	VL3=VLCD VL2=2/3 VLCD VL1=1/3 VLCD
1/2 bias	VL3=VLCD VL2=VL1=1/2 VLCD

Note: VLCD is the maximum value of supplied voltage for the LCD panel.

Common Pin and Duty Ratio Control

The common pins (COMo–COM3) to be used are determined by duty ratio. Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register). When reset is released, VCC voltage is output from the common pin.

Table 10 Duty ratio control and common pins used

Duty	Duty ratio s	election bit	Common pine used
ratio	Bit 1	Bit 0	Common pins used
2	0	1	COMo, COM1
3	1	0	COM0-COM2
4	1	1	COM0-COM3

Note: Unused common pin outputs the unselected waveform.

Segment Signal Output Pin

The segment signal output pins (SEG0–SEG23) are shared with ports P0–P2. When these pins are used as the segment signal output pins, set the direction registers of the corresponding pins to "1", and clear the segment output disable register to "0".

Also, these pins are set to the input port after reset, the VCC voltage is output by the pull-up resistor.





Fig. 34 Example of circuit at each bias (at external power input)





LCD Power Circuit

The LCD power circuit has the dividing resistor for LCD power which can be connected/disconnected with the LCD power control register.




Fig. 35 Structure of LCD power control register




Fig. 36 VL block diagram





LCD Display RAM

The 12-byte area of address 004016 to 004B16 is the designated RAM for the LCD display. When "1" is written to these addresses, the corresponding segments of the LCD display panel are turned on.

LCD Drive Timing

For the LCD drive timing, type A or type B can be selected.

The LCD drive timing is selected by the timing selection bit (bit 4 of LCD mode register).

Type A is selected by setting the LCD drive timing selection bit to "0", type B is selected by setting the bit to "1". Type A is selected after reset.

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

$$f(LCDCK) = \frac{(frequency of count source for LCDCK)}{(divider division ratio for LCD)}$$
Frame frequency =
$$\frac{f(LCDCK)}{duty ratio}$$

■ Note


- (1) When the STP instruction is executed, the following bits are cleared to "0"; $\,$
 - LCD enable bit (bit 3 of LCD mode register)
 - Bits other than bit 6 of the LCD power control register.
- (2) When the voltage is applied to VL1 to VL3 by using the external resistor, write "102" to dividing resistor for LCD power selection bits (RSEL) of the LCD power control register (address 3816).

Bit Address	7	6	5	4	3	2	1	0
004016		SEC	31			SEC	30	
004116		SEC	3 3			SEG	3 2	
004216		SEC	3 5			SEG	} 4	
004316								
004416	6 SEG9 SEG8							
004516		SEG11 SEG10						
004616		SEC	3 13			SEC	12	
004716		SEC	3 15			SEC	3 14	
004816		SEC	3 17			SEC	16	
004916		SEC	3 19			SEC	18	
004A16	SEG ₂₁					SEC	3 20	
004B ₁₆	SEG23					SEC	322	
	СОМз	COM ₂	COM1	COM ₀	СОМз	COM ₂	COM1	COM0

Fig. 37 LCD display RAM map
































Fig. 41 LCD drive waveform (1/3 bias, type B)





WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit counter.

Initial Value of Watchdog Timer

At reset or writing to the watchdog timer control register, each watchdog timer is set to "FF16." Instructions such as STA, LDM and CLB to generate the write signals can be used.

The written data in bits 0 to 5 are not valid, and the above values are set.

Standard Operation of Watchdog Timer

The watchdog timer is in the stop state at reset and the watchdog timer starts to count down by writing an optional value in the watchdog timer control register. An internal reset occurs at an underflow of the watchdog timer. Then, reset is released after the reset release time is elapsed, the program starts from the reset vector address. Normally, writing to the watchdog timer control register before an underflow of the watchdog timer is programmed. If writing to the watchdog control register is not executed, the watchdog timer does not operate.

When reading the watchdog timer control register is executed, the contents of the high-order 6-bit counter and the STP instruction disable bit (bit 6), and the count source selection bit (bit 7) are read out. When the STP instruction disable bit is "0", the STP instruction is valid. The STP instruction is disabled by writing to "1" to this bit. In this time, when the STP instruction is executed, it is handled as the undefined instruction, the internal reset occurs. This bit cannot be cleared to "0" by program. This bit is "0" after reset.

The time until the underflow of the watchdog timer control register after writing to the watchdog timer control register is executed is as follows (when the bit 7 of the watchdog timer control register is "0");

- at through, frequency/2/4/8 mode (f(XIN)) = 8 MHz): 32.768 ms
- at low-speed mode (f(XCIN) = 32 KHz): 8.19s

■ Note

The watchdog timer continues to count even during the wait time set by timer 1 and timer 2 to release the stop state and in the wait mode. Accordingly, do not underflow the watchdog timer in this time.




Fig. 42 Block diagram of Watchdog timer




Fig. 43 Structure of Watchdog timer control register





Fig. 44 Timing diagram of reset output





CLOCK OUTPUT FUNCTION

A system clock ϕ can be output from I/O port P36.The triple function of I/O port, timer 2 output function and system clock ϕ output function is performed by the clock output control register (address 001816) and the timer 2 output selection bit of the timer 12 mode register (address 002516).

In order to output a system clock ϕ from I/O port P36, set the timer 2 output selection bit and bit 0 of the clock output control register to "1". When the clock output function is selected, a clock is output while the direction register of port P36 is set to the output mode.

P36 is switched to the port output or the output (timer 2 output and the clock output) except port at the cycle after the timer 2 output control bit is switched.




Fig. 45 Structure of clock output control register





Fig. 46 Block diagram of Clock output function



RESET CIRCUIT

To reset the microcomputer, \overline{RESET} pin should be held at an "L" level for 2 μ s or more. Then the \overline{RESET} pin is returned to an "H" level (the power source voltage should be between VCC (min.) and 5.5 V, and the quartz-crystal oscillator should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage meets VIL spec. when a power source voltage passes VCC (min.).




Fig. 47 Reset circuit example




Fig. 48 Reset sequence





	Address Register contents		Address Register contents
(1) Port P0	000016 0016	(35) Watchdog timer control register	003716 0 0 1 1 1 1 1 1
(2) Port P0 direction register	000116 0016	(36) LCD power control register	003816 0016
(3) Port P1	000216 0016	(37) LCD mode register	003916 0016
(4) Port P1 direction register	000316 0016	(38) Interrupt edge selection register	003A16 0016
(5) Port P2	000416 0016	(39) CPU mode register	003B ₁₆ 0 1 0 0 1 0 0
(6) Port P2 direction register	000516 0016	(40) Interrupt request register 1	003C16 0016
(7) Port P3	000616 0016	(41) Interrupt request register 2	003D16 0016
(8) Port P3 direction register	000716 0016	(42) Interrupt control register 1	003E16 0016
(9) Port P4	000816 0016	(43) Interrupt control register 2	003F16 0016
(10) Port P4 direction register	000916 0016	(44) Serial I/O1 control register	0FE016 0016
(11) Port P5	000A16 0016	(45) UART1 control register	0FE1 ₁₆ 1 1 1 0 0 0 0 0
(12) Port P5 direction register	000B16 0016	(46) Serial I/O2 control register	0FE316 0016
(13) Port P6	000C16 0016	(47) UART2 control register	0FE4 ₁₆ 1 1 1 0 0 0 0 0
(14) Port P6 direction register	000D16 0016	(48) Oscillation output control register	0FF016 0016
(15) Clock output control register	001816 0016	(49) PULL register	0FF116 0016
(16) A-D control register	001916 0816	(50) Key input control register	0FF216 0016
(17) Serial I/O1 status register	001D16 1 0 0 0 0 0 0 0	(51) Timer 1234 mode register	0FF316 0016
(18) Serial I/O2 status register	001F16 1 0 0 0 0 0 0 0	(52) Timer X control register	0FF416 0016
(19) Timer 1	002016 FF16	(53) Timer 12 frequency division selection register	0FF516 0016
(20) Timer 2	002116 0116	(54) Timer 34 frequency division selection register	0FF616 0016
(21) Timer 3	002216 FF16	(55) Timer XY frequency division selection register	0FF7 ₁₆ 00 ₁₆
(22) Timer 4	002316 FF16	(56) Segment output disable register 0	0FF816 FF16
(23) PWM01 register	002416 0016	(57) Segment output disable register 1	0FF916 FF16
(24) Timer 12 mode register	002516 0016	(58) Segment output disable register 2	0FFA ₁₆ FF ₁₆
(25) Timer 34 mode register	002616 0016	(59) Timer Y mode register 2	0FFB16 0016
(26) Compare register (low-order)	002816 0016	(60) Flash memory control register	0FFE ₁₆ X X X 0 0 0 1
(27) Compare register (high-order)	002916 0016	(61) Processor status register	(PS) XXXXXX1XX
(28) Timer X (low-order)	002A ₁₆ FF ₁₆	(62) Program counter	(PCH) FFFD16 contents
(29) Timer X (high-order)	002B ₁₆ FF ₁₆		(PCL) FFFC ₁₆ contents
(30) Timer X (extension)	002C16 0016		
(31) Timer Y (low-order)	002D16 FF16	X: Not fixed	phove montioned registers
(32) Timer Y (high-order)	002E16 FF16	Since the initial values for other than a RAM contents are indefinite at reset, t	•
(33) Timer X mode register	002F16 0016		
(34) Timer Y mode register	003016 0016		

Fig. 49 Internal status at reset





CLOCK GENERATING CIRCUIT

The 38C2 group has two built-in oscillation circuits; main clock XIN—XOUT and sub-clock XCIN—XCOUT. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feedback resistor exists on-chip. However, an external feedback resistor is needed between XCIN and XCOUT

When the clock signal is supplied from external for the main clock, input the signal to XIN pin and input the inverted-phase signal of XIN to XOUT pin by the external inverter.

When the clock signal is supplied from external for the sub-clock, input the signal to XCIN and leave XCOUT open.

Immediately after power on, only the XIN oscillation circuit starts oscillating.

Frequency Control (1) Frequency/8 Mode

The system clock ϕ is the frequency of XIN divided by 8. After reset is released, this mode is selected.

(2) Frequency/4 Mode

The system clock ϕ is the frequency of XIN divided by 4.

(3) Frequency/2 Mode

The system clock ϕ is the frequency of XIN divided by 2.

(4) Through Mode

The system clock $\boldsymbol{\varphi}$ is the frequency of XIN.

(5) Low-speed Mode

The system clock φ is the frequency of XCIN divided by 2. In the low-speed mode, the low-power dissipation operation can be performed when the main clock XIN is stopped by setting the bit 7 of the CPU mode register to "0". In this case, when main clock XIN oscillation is restarted, generate the wait time until the oscillation is stable by program after the bit 7 of the CPU mode register is set to "1".

■ Notes on Clock Generating Circuit

If you switch the mode between through, frequency/2/4, or 8 and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode, set the frequency on condition that f(XIN) > 3f(XCIN).

Oscillation Control (1) Stop Mode

If the STP instruction is executed, the system clock φ stops at an "H" level, and main clock and sub-clock oscillators stop.

In this time, values set previously to timer 1 latch and timer 2 latch are loaded automatically to timer 1 and timer 2. Set the values to generate the wait time required for oscillation stabilization to timer 1 latch and timer 2 latch (low-order 8 bits of timer 1 and high-order 8 bits of timer 2) before the STP instruction.

The frequency divider for timer 1 is used for the timer 1 count source, and the output of timer 1 is forcibly connected to timer 2. In this time, bits 0 to 5 of the timer 12 mode register are cleared to "0".

The values of the timer 12 frequency divider selection register are not changed.

Set the interrupt enable bits of the timer 1 and timer 2 to disabled ("0") before executing the STP instruction.

Oscillator restarts When reset occurs or an interrupt request is received, but the system clock ϕ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

(2) Wait Mode

If the WIT instruction is executed, the system clock ϕ stops at an "H" level. The states of XIN and XCIN are the same as the state before executing the WIT instruction. The system clock φ restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.




Fig. 50 Ceramic resonator circuit




Fig. 51 External clock input circuit








Fig. 52 Clock generating circuit block diagram








Fig. 53 State transitions of system clock





Oscillation External Output Function

The 38C2 group has the oscillation external output function to output the rectangular waveform of the clock obtained by the oscillation circuits from P41 and P40.

In order to validate the oscillation external output function, set P40 or P41, or both to the output mode (set the corresponding direction register to "1").

The level of the XCOUT external output signal becomes "H" by the P40/P41 oscillation output control bits (bits 0 and 1) of the oscillation output control register (address 0FF016) in the following states;

- the function to output the signal from the XCOUT pin externally is selected
- the sub-clock (XCIN-XCOUT) is in the oscillating or stop mode. Likewise, the level of the XOUT external output signal becomes "H" by the P40/P41 oscillation output control bits (bits 0 and 1) of the oscillation output control register (address 0FF016) in the following states:
- the function to output the signal from the XOUT pin externally is selected
- the main clock (XIN-XOUT) is in the oscillating or stop mode.

■ Note

When the signal from the XOUT pin or XCOUT pin of the oscillation circuit is input directly to the circuit except this MCU and used, the system operation may be unstabilized.

In order to share the oscillation circuit safely, use the clock output from P40 and P41 by this function for the circuits except this MCU.




Fig. 54 Structure of oscillation output control register




Fig. 55 Block diagram of Oscillation output function





NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1," then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing an SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

Timers

- If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).
- The timers share the one frequency divider to generate the count source. Accordingly, when each timer starts operating, initializing the frequency divider is not executed. Therefore, when the frequency divider is selected for the count source, the delay of the maximum one cycle of the count source is generated until the timer starts counting or the waveform is output from timer starts operating. Also, the count source cannot be checked externally.

Multiplication and Division Instructions

- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the \$\overline{SRDY}\$ signal, set the transmit enable bit, the receive enable bit, and the \$\overline{SRDY}\$ output enable bit to "1." Serial I/O continues to output the final bit from the TxD pin after transmission is completed.

A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Therefore, make sure that f(XIN) is at least on 250 kHz (Note) during an A-D conversion.

Note: When the frequency divided by 2/4/8 is selected by the AD conversion clock selection bits, the above frequency is multiplied by 2/4/8. Also, when the STP instruction is executed during the A-D conversion, the A-D conversion is stopped immediately, the A-D conversion completion bit is set to "1", and the interrupt request is generated.

LCD

When the LCD power input pin VL3 is not used, connect it to VCC.

Instruction Execution Time

The instruction execution time is obtained by multiplying the number of cycles shown in the list of machine instructions by the period of the internal clock ϕ .





ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Table 11 Absolute maximum ratings (Mask ROM version)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage	All voltages are based on Vss.	-0.3 to 6.5	V
Vı	Input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P62	Output transistors are cut off.	-0.3 to Vcc+0.3	V
Vı	Input voltage VL1		-0.3 to VL2	V
Vı	Input voltage VL2		VL1 to VL3	V
Vı	Input voltage VL3		VL2 to 6.5	V
Vı	Input voltage RESET, XIN, CNVss		-0.3 to Vcc+0.3	V
Vo	Output voltage P00–P07, P10–P17, P20–P27	At output port	-0.3 to Vcc+0.3	V
		At segment output	-0.3 to VL3+0.3	V
Vo	Output voltage COM0-COM3		-0.3 to VL3+0.3	V
Vo	Output voltage P30–P37, P40–P47, P50–P57, P60–P62		-0.3 to Vcc+0.3	V
Vo	Output voltage XouT		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Recommended Operating Conditions

Table 12 Recommended operating conditions (Mask ROM version)

(Vcc = 1.8 to 5.5 V, Ta = -20 to 85° C, unless otherwise noted)

Symbol		Dor	ameter	L	imits		Unit
Symbol		raid	ameter	Min.	Тур.	Max.	Offic
Vcc	Power source volta	ge $f(\phi) = 8 \text{ MH}$	Z	4.0	5.0	5.5	V
		f(φ) = 2 MH	Z	1.8	5.0	5.5	V
		Low-speed	mode	1.8	5.0	5.5	V
Vss	Power source volta	ge			0		V
VREF	A-D converter refer	ence voltage		Vcc-0.3		Vcc+0.3	V
AVss	Analog power source	ce voltage			0		V
VIA	Analog input voltag	e AN0-AN7		AVss		Vcc	V
VIH	"H" input voltage	P04–P07, P10–P1 P36, P40–P47, P5	7, P20–P27, P30, P32, P35, 2, P53, P62	0.7Vcc		Vcc	V
VIH	"H" input voltage	P00–P03, P31, P3 P54–P57, P60, P6	3, P34, P37, P50, P51, 1	0.8Vcc		Vcc	V
VIH	"H" input voltage	RESET	2.2 V ≤ VCC ≤ 5.5 V	0.9Vcc		Vcc	V
			Vcc ≤ 2.2 V	Vcc - 65 × Vcc-99		Vcc	
				100			
VIH	"H" input voltage	XIN, XCIN	•	1.5		Vcc	V
VIL	"L" input voltage	P04–P07, P10–P1 P36, P40–P47, P5	7, P20–P27, P30, P32, P35, 2, P53, P62	0		0.3Vcc	V
VIL	"L" input voltage	P00–P03, P31, P3 P54–P57, P60, P6	3, P34, P37, P50, P51, 1, CNVss	0		0.2Vcc	V
VIL	"L" input voltage	RESET	2.2 V ≤ VCC ≤ 5.5 V	0		0.2Vcc	V
			Vcc ≤ 2.2 V	0		65 X Vcc-99	1
						100	
VIL	"L" input voltage	XIN, XCIN		0		0.4	V





Table 13 Recommended operating conditions

(Vcc = 1.8 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits		Unit
Symbol	Farameter	Min.	Тур.	Max.	Office
ΣIOH(peak)	"H" total peak output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37			-20	mA
ΣIOH(peak)	"H" total peak output current (Note 1) P40–P47, P50–P57, P60–P62			-20	mA
Σ IOL(peak)	"L" total peak output current (Note 1) P00–P07, P10–P17, P20–P27			20	mA
ΣIOL(peak)	"L" total peak output current (Note 1) P40–P47, P50, P51, P54–P57, P60–P62			20	mA
Σ lOL(peak)	"L" total peak output current (Note 1) P30–P37, P52, P53			110	mA
Σ IOH(avg)	"H" total average output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37			-10	mA
ΣIOH(avg)	"H" total average output current (Note 1) P40-P47, P50-P57, P60-P62			-10	mA
ΣIOL(avg)	"L" total average output current (Note 1) P00–P07, P10–P17, P20–P27			10	mA
ΣIOL(avg)	"L" total average output current (Note 1) P40–P47, P50, P51, P54–P57, P60–P62			10	mA
ΣIOL(avg)	"L" total average output current (Note 1) P30–P37, P52, P53			90	mA
IOH(peak)	"H" peak output current (Note 2) P00–P07, P10–P17, P20–P27			-1.0	mA
IOH(peak)	"H" peak output current (Note 2) P30-P37, P41-P47, P50-P57, P60-P62			-5.0	mA
IOL(peak)	"L" peak output current (Note 2) P00–P07, P10–P17, P20–P27			10	mA
IOL(peak)	"L" peak output current (Note 2) P40–P47, P50, P51, P54–P57, P60–P62			10	mA
IOL(peak)	"L" peak output current (Note 2) P30–P37, P52, P53			30	mA
IOH(avg)	"H" average output current (Note 3) P00–P07, P10–P17, P20–P27			-0.5	mA
IOH(avg)	"H" average output current (Note 3) P40–P47, P50–P57, P60–P62			-2.5	mA
IOL(avg)	"L" average output current (Note 3) P00–P07, P10–P17, P20–P27			5.0	mA
IOL(avg)	"L" average output current (Note 3) P40–P47, P50, P51, P54–P57, P60–P62			5.0	mA
IOL(avg)	"L" average output current (Note 3) P30-P37, P52, P53			15	mA

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.



^{2:} The peak output current is the peak current flowing in each port.

^{3:} The average output current is average value measured over 100 ms.



Table 14 Recommended operating conditions (Mask ROM version)

(Vcc = 1.8 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Deservator			Unit		
Syllibol	Parameter	Parameter		Тур.	Max.	Offic
f(CNTR ₀)	Timer X and Timer Y	(4.0 V ≤ VCC ≤ 5.5 V)			4.0	MHz
f(CNTR1)	Input frequency (duty cycle 50%)	(Vcc ≤ 4.0 V)			(15XVcc-16)/11	MHz
f(φ)	System clock ϕ frequency	(4.0 V ≤ VCC ≤ 5.5 V)			8.0	MHz
		(VCC ≤ 4.0 V)			(30XVcc-32)/11	MHz
f(XIN)	Main clock input oscillation frequency (Note 1)	(2.0 V ≤ VCC ≤ 5.5 V)			8.0	MHz
		(VCC ≤ 2.0 V)			20XVcc-32	MHz
f(XCIN)	Sub-clock input oscillation frequency (Notes 1, 2)			32.768	50	kHz

Notes 1: When the oscillation frequency has a duty cycle of 50%.

Electrical Characteristics

Table 15 Electrical characteristics (Mask ROM version)

(Vcc = 4.0 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	ļ	Unit		
Cymbol	1 drameter	TCSt Cortaitions	Min.	Тур.	Max.	Offic
Voн	"H" output voltage	IOH = -1 mA	Vcc-2.0			V
	P00-P07, P10-P17, P20-P27	IOH = -0.25 mA	Vcc-0.8			V
		Vcc = 1.8 V				
Voн	"H" output voltage	IOH = -5 mA	Vcc-2.0			V
	P30-P37, P40-P47, P50-P57, P60-P62	IOH = −1.5 mA	Vcc-0.5			V
		IOH = −1.25 mA	Vcc-0.8			V
		Vcc = 1.8 V				
Vol	"L" output voltage	IOL = 10 mA			2.0	V
	P00–P07, P10–P17, P20–P27, P40–P47,	IOL = 3 mA			0.5	V
	P50, P51, P54-P57, P60-P62	IOL = 2.5 mA			0.8	V
		Vcc = 1.8 V				
VoL	"L" output voltage	IOL = 15 mA			2.0	V
	P30–P37, P52, P53	IOL = 4 mA			0.8	V
		Vcc = 1.8 V				
VT+-VT-	Hysteresis			0.5		V
	INT0-INT2, CNTR0, CNTR1, P00-P03, P54-P57					
VT+-VT-	Hysteresis SCLK1, SCLK2, RxD1, RxD2			0.5		V
VT+-VT-	Hysteresis RESET			0.5		V
IIH	"H" input current	VI = VCC			5.0	μА
	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47,					
	P50-P57, P60-P62					
Iін	"H" input current RESET	VI = VCC			5.0	μА
Iін	"H" input current XIN	VI = VCC		4.0		μА
Iı∟	"L" input current	VI = VSS			-5.0	μА
	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47,	Pull-up "OFF"				
	P50-P57, P60-P62	Vcc = 5.0 V, VI = Vss	-60	-120	-240	μΑ
		Pull-up "ON"				'
		Vcc = 1.8 V, VI = Vss	-5.0	-20	-40	μА
		Pull-up "ON"				
IIL	"L" input current RESET	VI = VSS			-5.0	μА
IIL	"L" input current XIN	VI = VSS		-4.0		μA



^{2:} When using the microcomputer in low-speed mode, set the clock input oscillation frequency on condition that f(Xcin) < f(Xin)/3.



Table 16 Electrical characteristics (Mask ROM version)

(Vcc = 1.8 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Cumbal	Doromotor	Toot conditions		Limits			
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
VRAM	RAM hold voltage	When clock is stopped	1.8		5.5	V	
Icc	Power source current	Through mode, Vcc = 5 V f(XIN) = 8 MHz f(XCIN) = 32.768 kHz Output transistors "OFF", A-D converter in operating		5.1	7.5	mA	
		Through mode, Vcc = 5 V f(XIN) = 8 MHz (in WIT state) f(XCIN) = 32.768 kHz Output transistors "OFF", A-D converter stopped		1.0	2.0	mA	
		Low-speed mode, Vcc = 5 V, Ta \leq 55 °C f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "OFF"		14	21	μА	
		Low-speed mode, VCC = 5 V, Ta = 25 °C f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors "OFF"		6	10	μА	
		Low-speed mode, VCC = 3 V, Ta ≤ 55 °C f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "OFF"		7	12	μА	
		Low-speed mode, VCC = 3 V, Ta = 25 °C f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors "OFF"		3	6	μΑ	
		All oscillation stopped (in STP state)		0.1	1.0	μΑ	
		Output transistors "OFF" Ta = 85 °C			10	μΑ	





A-D Converter Characteristics

Table 17 A-D converter characteristics (Mask ROM version)

 $(Vcc = 2.2 \text{ to } 5.5 \text{ V}, Vss = AVss = 0 \text{ V}, Ta = -20 \text{ to } 85^{\circ}\text{C}, Port state = stopped, unless otherwise noted)}$

Cumbal	Doromotor	Test conditions		Limit	ts	Uni
Symbol	Parameter	rest conditions		Тур.	Max.	Uni
_	Resolution				10	Bits
_	Differencial non-linearity error	VCC = VREF = 5 V			±1	LSE
	Non-linearity error				±1	
	Off-set error	-			±3	
	Full-scale error	-			±5	1
	Differencial non-linearity error	• VCC = VREF = 2.2 V, AD clock frequency = 250 kHz			±1	LSB
	Non-linearity error	• VCC = VREF = 2.3 V, AD clock frequency = 500 kHz			±1	
	Off-set error	• VCC = VREF = 2.4 V, AD clock frequency = 1 MHz			±2	
	Full-scale error	• VCC = VREF = 2.5 V, AD clock frequency = 2 MHz			±3	
		• VCC = VREF = 2.5 V, AD clock frequency = 4 MHz				
		• VCC = VREF = 2.6 V, AD clock frequency = 8 MHz				
Tconv	Conversion time	AD conversion clock selection bit :Frequency not divided,			tc(XIN)X121	μs
		10bitAD mode			(Note)	
RLADDER	Ladder resistor		12	35	100	kΩ
IVREF	Reference input current	VREF = 5 V	50	150	200	μΑ
liA	Analog input current				5.0	μΑ

Note: When "Frequency/2, 4 or 8" is selected by the AD conversion clock selection bit, the above conversion time is multiplied by 2, 4 or 8.

LCD Power Supply Characteristics

Table 18 LCD power supply characteristics (when connecting division resistors for LCD power supply)

(Vcc = 1.8 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Cymphal	Parameter		Test conditions			Limits		Unit
Symbol	Parameter		rest conditions					Unit
RLCD	Division resistor	RSEL = "10"				200		kΩ
	for LCD power supply	RSEL = "11"				5		
	(Note)	LCD drive timing A	LCD circuit division ratio = divided by 1	RSEL = "01"		120		
				RSEL = "00"		90		
			LCD circuit division ratio = divided by 2	RSEL = "01"		150		
		,		RSEL = "00"		120		
			LCD circuit division ratio = divided by 4	RSEL = "01"		170		
				RSEL = "00"		150		
			LCD circuit division ratio = divided by 8 LCD circuit division ratio = divided by 1	RSEL = "01"		190		
				RSEL = "00"		170		
		LCD drive timing B		RSEL = "01"		150		
				RSEL = "00"		120		
			LCD circuit division ratio = divided by 2	RSEL = "01"		170		
				RSEL = "00"		150		
			LCD circuit division ratio = divided by 4	RSEL = "01"		190		
				RSEL = "00"		170		
			LCD circuit division ratio = divided by 8	RSEL = "01"		190		
				RSEL = "00"		190		

 $\textbf{Note:} \ \ \text{The value is the average of each one division resistor.}$





Timing Requirements And Switching Characteristics

Table 19 Timing requirements 1

(Vcc = 4.0 to 5.5 V, Vss = 0 V, $Ta = -20 \text{ to } 85^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter		Limits		
		Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR ₀ , CNTR ₁ input cycle time	250			ns
twH(CNTR)	CNTR ₀ , CNTR ₁ input "H" pulse width	105			ns
twL(CNTR)	CNTR ₀ , CNTR ₁ input "L" pulse width	105			ns
twH(INT)	INT0-INT2 input "H" pulse width	80			ns
twL(INT)	INT0-INT2 input "L" pulse width	80			ns
tc(SCLK)	Serial I/O1, 2 clock input cycle time (Note)	800			ns
twH(SCLK)	Serial I/O1, 2 clock input "H" pulse width (Note)	370			ns
twL(SCLK)	Serial I/O1, 2 clock input "L" pulse width (Note)	370			ns
tsu(RxD-SCLK)	Serial I/O1, 2 input setup time	220			ns
th(SCLK-RxD)	Serial I/O1, 2 input hold time	100			ns

Note: When bit 6 of address 0FE016 or 0FE316 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 0FE016 or 0FE316 is "0" (UART).

Table 20 Timing requirements 2

(Vcc = 1.8 to 4.0 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter	Lin	Limits			
		Min.	Тур.	Max.	Unit	
tw(RESET)	Reset input "L" pulse width	2			μs	
tc(XIN)	Main clock input cycle time (XIN input)	125			ns	
twH(XIN)	Main clock input "H" pulse width	45			ns	
twL(XIN)	Main clock input "L" pulse width	40			ns	
tc(CNTR)	CNTR ₀ , CNTR ₁ input cycle time	11000/(15XVcc-16)			ns	
twH(CNTR)	CNTR ₀ , CNTR ₁ input "H" pulse width	tc(CNTR)/2-20			ns	
twL(CNTR)	CNTR ₀ , CNTR ₁ input "L" pulse width	tc(CNTR)/2-20			ns	
twH(INT)	INT0-INT2 input "H" pulse width	230			ns	
twL(INT)	INT0-INT2 input "L" pulse width	230			ns	
tc(SCLK)	Serial I/O1, 2 clock input cycle time (Note)	2000			ns	
twH(SCLK)	Serial I/O1, 2 clock input "H" pulse width (Note)	950			ns	
twL(SCLK)	Serial I/O1, 2 clock input "L" pulse width (Note)	950			ns	
tsu(RxD-SCLK)	Serial I/O1, 2 input setup time	400			ns	
th(SCLK-RxD)	Serial I/O1, 2 input hold time	200			ns	

Note: When bit 6 of address 0FE016 or 0FE316 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 0FE016 or 0FE316 is "0" (UART).






Table 21 Switching characteristics 1

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Тур.	Max.	Unit
twH(SCLK)	Serial I/O1, 2 clock output "H" pulse width		tc(SCLK)/2-30			ns
twL(SCLK)	Serial I/O1, 2 clock output "L" pulse width		tc(SCLK)/2-30			ns
td(SCLK-TxD)	Serial I/O1, 2 output delay time	(Note 1)			140	ns
tv(Sclk-TxD)	Serial I/O1, 2 output valid time	(Note 1)	-30			ns
tr(SCLK)	Serial I/O1, 2 clock output rising time				30	ns
tf(SCLK)	Serial I/O1, 2 clock output falling time				30	ns
tr(CMOS)	CMOS output rising time	(Note 2)		10	30	ns
tf(CMOS)	CMOS output falling time	(Note 2)		10	30	ns

Notes 1: When the P-channel output disable bit (bit 4 of address 0FE116 or 0FE416) is "0."

2: The XOUT, XCOUT pins are excluded.

Table 22 Switching characteristics 2

(Vcc = 1.8 to 4.0 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
	Parameter		Min.	Тур.	Max.	Unit
twH(SCLK)	Serial I/O1, 2 clock output "H" pulse width		tc(Sclk)/2-50			ns
twL(SCLK)	Serial I/O1, 2 clock output "L" pulse width		tc(Sclk)/2-50			ns
td(SCLK-TxD)	Serial I/O1, 2 output delay time	(Note 1)			350	ns
tv(Sclk-TxD)	Serial I/O1, 2 output valid time	(Note 1)	-30			ns
tr(SCLK)	Serial I/O1, 2 clock output rising time				50	ns
tf(SCLK)	Serial I/O1, 2 clock output falling time				50	ns
tr(CMOS)	CMOS output rising time	(Note 2)		20	50	ns
tf(CMOS)	CMOS output falling time	(Note 2)		20	50	ns

Notes 1: When the P-channel output disable bit (bit 4 of address 0FE116 or 0FE416) is "0."

2: The XOUT, XCOUT pins are excluded.





Fig. 56 Circuit for measuring output switching characteristics










PACKAGE OUTLINE



Detail F



✓ y


Plastic 64pin 10×10mm body LQFP

14.6

14.6

MD

ME



MITSUBISHI MICROCOMPUTERS

38C2 Group



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

$oldsymbol{\mathbb{A}}$ MITSUBISHI ELECTRIC CORPORATION

Keep safety first in your circuit designs!

Missubish Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility or any damage, liability, or other loss resisting from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation assumes, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information can information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information and products. Mitsubishi Electric Corporation assumes no responsibility of the information and information and products. Mitsubishi Electric Corporation assumes no responsibility of the result of the information contained herein.

 Mitsubishi Electric Corp

- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 Any diversion or reexport contrary to the export control control product distributor for further details on these materials or the products control product distributor.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

