
MDT2005

1. General Description

This EPROM-Based 8-bit micro-controller uses a fully static CMOS design technology combines higher speeds and smaller size with the low power and high noise immunity of CMOS.

On chip memory system includes 0.5 K(for MDT2005) bytes of ROM, and 32 bytes of static RAM.

2. Features

The followings are some of the features on the hardware and software :

- ◆ Fully COMS static design
- ◆ 8-bit data bus
- ◆ On chip ROM size : 512 words for MDT2005
- ◆ Internal RAM size : 32 bytes
(25 general purpose registers, 7 special registers)
- ◆ 36 single word instructions
- ◆ 14-bit instructions
- ◆ 2-level stacks
- ◆ Operating voltage : 2.3V ~ 6.3 V
- ◆ Operating frequency : 0 ~ 20 MHz
- ◆ The most fast execution time is 200 ns under 20 MHz in all single cycle instructions except the branch instruction
- ◆ Addressing modes include direct, indirect and relative addressing modes
- ◆ Power-on Reset
- ◆ Power edge-detector Reset
- ◆ Sleep Mode for power saving
- ◆ 8-bit real time clock/counter(RTCC) with 8-bit programmable prescaler
- ◆ 4 types of oscillator can be selected by programming option:
 - RC - Low cost RC oscillator
 - LFXT - Low frequency crystal oscillator
 - XTAL - Standard crystal oscillator
 - HFXT - High frequency crystal oscillator
- ◆ 4 oscillator start-up time can be selected by programming option:
 - 150 μ s, 20 ms, 40 ms, 80 ms

- ◆ On-chip RC oscillator based Watchdog Timer(WDT) can be operated freely
- ◆ 12 I/O pins with their own independent direction control

3. Applications

The application areas of this MDT2005 range from appliance motor control and high speed automotive to low power remote transmitters/receivers, pointing devices, and telecommunications processors, such as Remote controller, small instruments, chargers, toy, automobile and PC peripheral ..etc.

4. Pin Assignment

| | | | |
|-----------------|---|----|-----------------|
| PA2 | 1 | 18 | PA1 |
| PA3 | 2 | 17 | PA0 |
| RTCC | 3 | 16 | OSC1 |
| /MCLR | 4 | 15 | OSC2 |
| V _{ss} | 5 | 14 | V _{dd} |
| PB0 | 6 | 13 | PB7 |
| PB1 | 7 | 12 | PB6 |
| PB2 | 8 | 11 | PB5 |
| PB3 | 9 | 10 | PB4 |

5. Pin Function Description


| Pin Name | I/O | Function Description |
|-----------------|-----|---|
| PA0~PA3 | I/O | Port A, TTL input level |
| PB0~PB7 | I/O | Port B, TTL input level |
| RTCC | I | Real Time Clock/Counter, Schmitt Trigger input levels |
| /MCLR | I | Master Clear, Schmitt Trigger input levels |
| OSC1 | I | Oscillator Input |
| OSC2 | O | Oscillator Output |
| V _{dd} | | Power supply |
| V _{ss} | | Ground |

6. Memory Map

(A) Register Map

| Address | Description |
|---------|--|
| 00 | Indirect Addressing Register |
| 01 | RTCC |
| 02 | PC |
| 03 | STATUS |
| 04 | MSR |
| 05 | Port A |
| 06 | Port B |
| 07~1F | Internal RAM, General Purpose Register |

- (1) IAR (Indirect Address Register) : R0
 (2) RTCC (Real Time Counter/Counter Register) : R1
 (3) PC (Program Counter) : R2



(4) STATUS (Status register) : R3

| Bit | Symbol | Function |
|-----|--------|------------------------|
| 0 | C | Carry bit |
| 1 | HC | Half Carry bit |
| 2 | Z | Zero bit |
| 3 | PF | Power loss Flag bit |
| 4 | TF | Time overflow Flag bit |
| 5-7 | — | General purpose bit |

(5) MSR (Memory Select Register) : R4

(6) PORT A : R5

PA3~PA0, I/O Register

(7) PORT B : R6

PB7~PB0, I/O Register

(8) TMR (Time Mode Register)

| Bit | Symbol | Function | | |
|-----|--------|--|-----------|----------|
| | | Prescaler Value | RTCC rate | WDT rate |
| 2—0 | PS2—0 | 0 0 0 | 1 : 2 | 1 : 1 |
| | | 0 0 1 | 1 : 4 | 1 : 2 |
| | | 0 1 0 | 1 : 8 | 1 : 4 |
| | | 0 1 1 | 1 : 16 | 1 : 8 |
| | | 1 0 0 | 1 : 32 | 1 : 16 |
| | | 1 0 1 | 1 : 64 | 1 : 32 |
| | | 1 1 0 | 1 : 128 | 1 : 64 |
| | | 1 1 1 | 1 : 256 | 1 : 128 |
| 3 | PSC | Prescaler assignment bit : 0 — RTCC 1 — Watchdog Timer | | |
| 4 | TCE | RTCC signal Edge : 0 — Increment on low-to-high transition on RTCC pin 1 — Increment on high-to-low transition on RTCC pin | | |
| 5 | TCS | RTCC signal set : 0 — Internal instruction cycle clock 1 — Transition on RTCC pin | | |

(9) CPIO A, CPIO B (Control Port I/O Mode Register)

The CPIO register is “write-only”
 = “0”, I/O pin in output mode;
 = “1”, I/O pin in input mode.

(10) EPROM Option by writer programming :

| Oscillator Type | Oscillator Start-up Time |
|-----------------|----------------------------|
| RC Oscillator | 150 μ s,20ms,40ms,80ms |
| HFXT Oscillator | 20 ms,40ms,80ms |
| XTAL Oscillator | 20ms,40 ms,80ms |
| LFXT Oscillator | 40 ms,80 ms |

| Watchdog Timer control |
|-------------------------------------|
| Watchdog timer disable all the time |
| Watchdog timer enable all the time |

| Power Edge Detect |
|-------------------|
| PED Disable |
| PED Enable |

| Security bit |
|-----------------------|
| Security weak Disable |
| Security Disable |
| Security Enable |

The default EPROM security is weak disable. Once the IC was set in enable or disable, it' s forbidden to set in disable or enable again.

(B) Program Memory

| Address | Description |
|---------|---|
| 000-1FF | Program memory for MDT2005 |
| 1FF | The starting address of the power on, external reset or WDT for MDT2005 |

7. Reset Condition for all Registers

| Register | Address | Power-On Reset | /MCLR or WDT Reset |
|----------|---------|----------------|--------------------|
| IAR | 00h | - | - |
| RTCC | 01h | xxxx xxxx | uuuu uuuu |
| PC | 02h | 1111 1111 | 1111 1111 |
| STATUS | 03h | 0001 1xxx | 000# #uuu |
| MSR | 04h | 111x xxxx | 111u uuuu |
| PORT A | 05h | ---- xxxx | ---- uuuu |
| PORT B | 06h | xxxx xxxx | uuuu uuuu |

Note : u = unchanged, x = unknown, - = unimplemented, read as "0"

= value depends on the condition of the following table

| Condition | Status: bit 4 | Status: bit 3 |
|--------------------------------|---------------|---------------|
| /MCLR reset (not during SLEEP) | u | u |
| /MCLR reset during SLEEP | 1 | 0 |
| WDT reset (not during SLEEP) | 0 | 1 |
| WDT reset during SLEEP | 0 | 0 |

8. Instruction Set

| Instruction Code | Mnemonic Operands | Function | Operating | Status |
|------------------|-------------------|---------------------------|---------------------|--------|
| 010000 00000000 | NOP | No operation | None | |
| 010000 00000001 | CLRWT | Clear Watchdog timer | 0 WT | TF, PF |
| 010000 00000010 | SLEEP | Sleep mode | 0 WT, stop OSC | TF, PF |
| 010000 00000011 | TMODE | Load W to TMODE register | W TMODE | None |
| 010000 00000100 | RET | Return | Stack PC | None |
| 010000 00000rrr | CPIO R | Control I/O port register | W CPIO r | None |
| 010001 1rrrrrr | STWR R | Store W to register | W R | None |
| 011000 trrrrrr | LDR R, t | Load register | R t | Z |
| 111010 iiiiii | LDWI I | Load immediate to W | I W | None |
| 010111 trrrrrr | SWAPR R, t | Swap halves register | [R(0~3) ↔ R(4~7)] t | None |
| 011001 trrrrrr | INCR R, t | Increment register | R + 1 t | Z |

This specification are subject to be changed without notice. Any latest information please preview

| Instruction Code | Mnemonic Operands | Function | Operating | Status |
|------------------|-------------------|----------------------------------|--------------------------------|----------|
| 011010 trrrrrrr | INCRSZ R, t | Increment register, skip if zero | R + 1 t | None |
| 011011 trrrrrrr | ADDWR R, t | Add W and register | W + R t | C, HC, Z |
| 011100 trrrrrrr | SUBWR R, t | Subtract W from register | R - W t (R+/W+1 t) | C, HC, Z |
| 011101 trrrrrrr | DECR R, t | Decrement register | R - 1 t | Z |
| 011110 trrrrrrr | DECERSZ R, t | Decrement register, skip if zero | R - 1 t | None |
| 010010 trrrrrrr | ANDWR R, t | AND W and register | R W t | Z |
| 110100 iiiiii | ANDWI i | AND W and immediate | i W W | Z |
| 010011 trrrrrrr | IORWR R, t | Inclu. OR W and register | R W t | Z |
| 110101 iiiiii | IORWI i | Inclu. OR W and immediate | i W W | Z |
| 010100 trrrrrrr | XORWR R, t | Exclu. OR W and register | R W t | Z |
| 110110 iiiiii | XORWI i | Exclu. OR W and immediate | i W W | Z |
| 011111 trrrrrrr | COMR R, t | Complement register | /R t | Z |
| 010110 trrrrrrr | RRR R, t | Rotate right register | R(n) R(n-1), C R(7), R(0) C | C |
| 010101 trrrrrrr | RLR R, t | Rotate left register | R(n) r(n+1),C R(0), R(7) C | C |
| 010000 1xxxxxxx | CLRW | Clear working register | 0 W | Z |
| 010001 0rrrrrrr | CLRR R | Clear register | 0 R | Z |
| 0000bb brrrrrrr | BCR R, b | Bit clear | 0 R(b) | None |
| 0010bb brrrrrrr | BSR R, b | Bit set | 1 R(b) | None |
| 0001bb brrrrrrr | BTSC R, b | Bit Test, skip if clear | Skip if R(b)=0 | None |
| 0011bb brrrrrrr | BTSS R, b | Bit Test, skip if set | Skip if R(b)=1 | None |
| 1000nn nnnnnnnn | LCALL n | Long CALL subroutine | n PC, PC+1 Stack | None |
| 1010nn nnnnnnnn | LJUMP n | Long JUMP to address | n PC | None |
| 110000 nnnnnnnn | CALL n | Call subroutine | n PC, PC+1 Stack | None |
| 110001 iiiiii | RTIW i | Return, place immediate to W | Stack PC, i W | None |
| 11001n nnnnnnnn | JUMP n | JUMP to address | n PC | None |

Note :

| | | | | | |
|-------|---|---------------------------|----|---|--------------------------|
| W | : | Working register | b | : | Bit position |
| WT | : | Watchdog timer | t | : | Target |
| TMODE | : | TMODE mode register | 0 | : | Working register |
| CPIO | : | Control I/O port register | 1 | : | General register |
| TF | : | Timer overflow flag | R | : | General register address |
| PF | : | Power loss flag | C | : | Carry flag |
| PC | : | Program Counter | HC | : | Half carry |
| OSC | : | Oscillator | Z | : | Zero flag |

This specification are subject to be changed without notice. Any latest information please preview

| | | | |
|--------|-----------------|---|-----------------------------|
| Inclu. | : Inclusive ' ' | / | : Complement |
| Exclu. | : Exclusive ' ' | x | : Don' t care |
| AND | : Logic AND ' ' | i | : Immediate data (8 bits) |
| | | n | : Immediate address |

9. Electrical Characteristics

(A) Operating Voltage & Frequency

V_{dd} : 2.3V ~ 6.3 V

Frequency : 0 Hz ~ 20 MHz

(B) Input Voltage

@ $V_{dd} = 5.0$ V, Temperature = 25

| | Port | Min. | Max. |
|----------|-------------|----------|----------|
| V_{il} | PA, PB | V_{ss} | 1.0 V |
| | RTCC, /MCLR | V_{ss} | 1.5V |
| V_{ih} | PA, PB | 2.0 V | V_{dd} |
| | RTCC, /MCLR | 3.5 V | V_{dd} |

* Threshold Voltage :

Port A, Port B $V_{th} = 1.5$ V

RTCC, /MCLR $V_{il} = 1.8$ V, $V_{ih} = 3.4$ V (Schmitt Trigger)

(C) Output Voltage :

@ $V_{dd} = 5.0$ V, Temperature = 25 , the typical value as followings :

| PA, PB Port | |
|----------------------|------------------|
| $I_{oh} = - 20.0$ mA | $V_{oh} = 4.0$ V |
| $I_{ol} = 20.0$ mA | $V_{ol} = 0.5$ V |
| $I_{oh} = - 5.0$ mA | $V_{oh} = 4.7$ V |
| $I_{ol} = 5.0$ mA | $V_{ol} = 0.2$ V |

(D) Leakage Current

@ $V_{dd} = 5.0\text{ V}$, Temperature = 25 , the typical value as followings :

| | |
|----------|----------------------------|
| I_{il} | - 0.1 μA (Max.) |
| I_{ih} | + 0.1 μA (Max.) |

(E) Sleep Current

@**WDT - Disable**, Temperature = 25 , the typical value as followings :

| | |
|-------------------------|------------------------------|
| $V_{dd} = 2.3\text{ V}$ | $I_{dd} < 1.0\ \mu\text{A}$ |
| $V_{dd} = 3.0\text{ V}$ | $I_{dd} < 1.0\ \mu\text{A}$ |
| $V_{dd} = 4.0\text{ V}$ | $I_{dd} = 2.0\ \mu\text{A}$ |
| $V_{dd} = 5.0\text{ V}$ | $I_{dd} = 6.0\ \mu\text{A}$ |
| $V_{dd} = 6.3\text{ V}$ | $I_{dd} = 10.0\ \mu\text{A}$ |

@**WDT - Enable**, Temperature = 25 , the typical value as followings :

| | |
|-------------------------|------------------------------|
| $V_{dd} = 2.3\text{ V}$ | $I_{dd} < 1.0\ \mu\text{A}$ |
| $V_{dd} = 3.0\text{ V}$ | $I_{dd} = 3.0\ \mu\text{A}$ |
| $V_{dd} = 4.0\text{ V}$ | $I_{dd} = 8.0\ \mu\text{A}$ |
| $V_{dd} = 5.0\text{ V}$ | $I_{dd} = 16.0\ \mu\text{A}$ |
| $V_{dd} = 6.3\text{ V}$ | $I_{dd} = 34.0\ \mu\text{A}$ |

(F) Operating Current

Temperature = 25 , the typical value as followings :

(i) OSC Type = RC ; WDT - Enable; @ $V_{dd} = 5.0\text{ V}$

| Cext. (F) | Rext. (Ohm) | Frequency (Hz) | Current (A) |
|-----------|-------------|----------------|-------------------|
| 3P | 4.7 K | 12.3M | 2.1 mA |
| | 10.0 K | 6.3 M | 1.2 mA |
| | 47.0 K | 1.5 M | 508 μA |
| | 100.0 K | 710 K | 385 μA |
| | 300.0 K | 240 K | 320 μA |
| | 470.0 K | 155 K | 310 μA |

This specification are subject to be changed without notice. Any latest information please preview

| Cext. (F) | Rext. (Ohm) | Frequency (Hz) | Current (A) |
|-----------|-------------|----------------|-------------|
| 20P | 4.7 K | 6.2M | 1.2 mA |
| | 10.0 K | 3.1 M | 740 μ A |
| | 47.0 K | 740 K | 385 μ A |
| | 100.0 K | 340 K | 320 μ A |
| | 300.0 K | 115 K | 300 μ A |
| | 470.0 K | 74 K | 290 μ A |
| 100P | 4.7 K | 1.9 M | 560 μ A |
| | 10.0 K | 960 K | 420 μ A |
| | 47.0 K | 215 K | 310 μ A |
| | 100.0 K | 100 K | 300 μ A |
| | 300.0 K | 35 K | 285 μ A |
| | 470.0 K | 22 K | 280 μ A |
| 300P | 4.7 K | 765 K | 400 μ A |
| | 10.0 K | 380 K | 330 μ A |
| | 47.0 K | 85 K | 285 μ A |
| | 100.0 K | 40 K | 280 μ A |
| | 300.0 K | 13.5 K | 275 μ A |
| | 470.0 K | 8.5 K | 270 μ A |

(ii) OSC Type = LF (C=20 p); WDT - Disable

| Voltage/Frequency | 32 K | 455 K | 1 M | Sleep |
|-------------------|-------------|-------------|-------------|---------------|
| 2.3 V | 45 μ A | 70 μ A | X | < 1.0 μ A |
| 3.0 V | 78 μ A | 115 μ A | 176 μ A | < 1.0 μ A |
| 4.0 V | 135 μ A | 120 μ A | 265 μ A | 2 μ A |
| 5.0 V | 210 μ A | 275 μ A | 375 μ A | 6 μ A |
| 6.3 V | 350 μ A | 420 μ A | 570 μ A | 10 μ A |

(iii) OSC Type = XT (C=10 p); WDT - Enable

| Voltage/Frequency | 1 M | 4 M | 10 M | Sleep |
|-------------------|-------------|-------------|-------------|---------------|
| 2.1 V | 126 μ A | 255 μ A | 535 μ A | < 1.0 μ A |
| 3.0 V | 240 μ A | 430 μ A | 845 μ A | 2 μ A |
| 4.0 V | 420 μ A | 670 μ A | 1.3 mA | 8 μ A |
| 5.0 V | 705 μ A | 945 μ A | 1.78 mA | 16 μ A |
| 6.3 V | 935 μ A | 1.45 mA | 2.55 mA | 32 μ A |

(iv) OSC Type = HF (C=10 p); WDT - Enable

| Voltage/Frequency | 4 M | 10 M | 20 M | Sleep |
|-------------------|-------------|-------------|-------------|---------------|
| 2.1 V | 270 μ A | 555 μ A | 998 μ A | < 1.0 μ A |
| 3.0 V | 470 μ A | 895 μ A | 1.64 mA | 2 μ A |
| 4.0 V | 740 μ A | 1.42 mA | 2.45 mA | 8 μ A |
| 5.0 V | 1.1 mA | 1.96 mA | 3.3 mA | 16 μ A |
| 6.3 V | 1.7 mA | 2.82 mA | 4.7 mA | 32 μ A |

(G) Power Edge-detector Reset Voltage (Not in Sleep Mode), @ $V_{dd} = 5.0$ V

V_{pr} 1.1~1.3 V $V_{pr} : V_{dd}$ (Power Supply)

(H) The basic WDT time-out cycle time


@ $V_{dd}=5.0$ v , Temperature = 25 , the typical value as followings :



| Voltage (V) | Basic WDT time-out cycle time (ms) |
|-------------|------------------------------------|
| 2.3 | 26.4 |
| 3.0 | 22.7 |
| 4.0 | 20.1 |
| 5.0 | 18.1 |
| 6.3 | 16.4 |

(I) MCLR Filter : @ $V_{dd}=5.0$ v


$W_m \geq 1.2\mu$ s W_m : Filter pulse width (low) in /MCLR pin.

10. Port A and Port B Equivalent Circuit



11. MCLR_B and RTCC Input Equivalent Circuit


12. Block Diagram



13. External Capacitor Selection For Crystal Oscillator

@ $V_{dd} = 3.0V \sim 5.0V$

| Osc. Type | Resonator Freq. | C1 | C2 |
|-----------|-----------------|--------------|---------------|
| HF | 20 MHz | 5 pF ~10 pF | 10 pF~20 pF |
| | 10 MHz | 10 pF ~50 pF | 20 pF ~100 pF |
| | 4 MHz | 10 pF ~30 pF | 20 pF ~100 pF |
| XT | 10 MHz | 10 pF ~30 pF | 10 pF ~50 pF |
| | 4 MHz | 10 pF ~50 pF | 10 pF ~100 pF |
| | 1 MHz | 10 pF ~30 pF | 10 pF ~50 pF |
| LF | 1 MHz | 5 pF ~10 pF | 5 pF ~10 pF |
| | 455 K | 10 pF ~50 pF | 10 pF ~50 pF |
| | 32 K | 10 pF ~30 pF | 20 pF ~50 pF |



To increase the stability of oscillator and the ability of anti-noise, the above values of the external capacitor range can be recommended for reference, but the higher capacitance also increases the start-up time.