



1.8V Auto-Zero In-Amp w/ Shutdown

Preliminary Technical Data

AD8553

FEATURES

- Low Offset Voltage: 25 μV max
- Low Input Offset Drift: 0.1 $\mu\text{V}/^\circ\text{C}$ max
- High CMRR: 120 dB min @ G=100
- Low Noise: 0.7 μV p-p from 0.01Hz-10Hz
- Wide Gain Range: 1 to 10,000
- Single Supply Operation: +1.8V to +5.5V
- Rail-to-Rail Output
- Shutdown capability

APPLICATIONS

- Strain Gages
- Weigh Scales
- Pressure Sensors
- Laser Diode Control Loops
- Portable Medical Instruments
- Thermocouple Amplifiers

GENERAL DESCRIPTION


The AD8553 is a precision instrumentation amplifier featuring low noise, rail-to-rail output and a power-saving shutdown mode. The AD8553 also features low offset and drift coupled with high common mode rejection. In shutdown mode, the total supply current is reduced to less than 4 μA . Operation is fully specified from +1.8V to +5.5V.

With low offset voltage of 25 μV , offset voltage drift of 0.1 $\mu\text{V}/^\circ\text{C}$ and voltage noise of only 0.7 μV p-p (0.01Hz to 10 Hz), the AD8553 is ideal for applications where error sources cannot be tolerated. Precision instrumentation, position and pressure sensors, medical instrumentation, and strain gauge amplifiers benefit from the low noise, low input bias current, and high common mode rejection. The small footprint and low cost are ideal for high volume applications.

The small package and low power consumption allow maximum channel density or minimum board size for space-critical equipment and portable systems.

The AD8553 is specified over the industrial temperature range from -40°C to $+85^\circ\text{C}$. The AD8553 is available in the lead-free 10-lead MSOP.

10-Lead MSOP
(RMZ-10)



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700 World Wide Web Site: <http://www.analog.com>
Fax: 617/326-8703 © Analog Devices, Inc., 2005

Preliminary Technical Data

AD8553

ELECTRICAL SPECIFICATIONS

($V_S = 5V$, $V_{CM} = 2.5V$, $V_O = V_{REF} = V_{CC}/2$, $R_L = 10k\Omega$ to GND, $T_A = 25^\circ C$ unless specified, $G=1000$ ($R_1 = 4k\Omega$, $R_2 = 2M\Omega$), $G=100$ ($R_1 = 3.92k\Omega$, $R_2 = 196k\Omega$), $G=10$ ($R_1 = 20k\Omega$, $R_2 = 100k\Omega$), $G=1$ ($R_1 = 200k\Omega$, $R_2 = 100k\Omega$))

Parameter	Symbol	Conditions	Min	Typ	Max	Units
INPUT CHARACTERISTICS						
Input Offset Voltage	V_{os}	$G = 1000$ $G = 100$ $G = 10$ $G = 1$			25 25 50 350	μV μV μV μV
vs. Temperature	$\Delta V_{os}/\Delta T$	$G = 1000, -40^\circ C \leq T_A \leq +85^\circ C$ $G = 100, -40^\circ C \leq T_A \leq +85^\circ C$ $G = 10, -40^\circ C \leq T_A \leq +85^\circ C$ $G = 1, -40^\circ C \leq T_A \leq +85^\circ C$		0.01 0.01 0.1 0.7	0.1 0.1 0.3 3	$\mu V/^\circ C$ $\mu V/^\circ C$ $\mu V/^\circ C$ $\mu V/^\circ C$
Input Bias Current	I_B	$-40^\circ C \leq T_A \leq +85^\circ C$		0.3	1	nA
Input Bias Current @ V_{REF}				0.02	1	nA
Input Operating Impedance Differential Common-Mode				75 2 100 2		$M\Omega pF$ $M\Omega pF$
Input Voltage Range Common-Mode Rejection Ratio	CMRR	$G = 100, V_{CM} = 0V$ to 3.35V $-40^\circ C \leq T_A \leq +85^\circ C$ $G=10, V_{CM} = 0V$ to 3.35V	0 120 105 100		3.35	V dB dB dB
Gain Error		$G = 100, V_{CM} = 12.125 mV$, $V_O = 0.075V$ to 4.925V $G = 10, V_{CM} = 121.25mV$, $V_O = 0.075V$ to 4.925V			0.25 0.5	% %
Gain tempco		$-40^\circ C \leq T_A \leq +85^\circ C$			50	ppm/ $^\circ C$
Non-Linearity		$G = 100, V_{CM} = 12.125mV$, $V_O = 0.075V$ to 4.925V $G=10, V_{CM} = 121.25mV$, $V_O = 0.075V$ to 4.925V			0.006 0.035	% FS % FS
V_{REF} Range			0.8		4.2	V
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}		4.925			V
Output Voltage Low	V_{OL}				0.075	V
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$G=100, V_S = 1.8V$ to 5.5V, $V_{CM} = 0V$ $G=10, V_S = 1.8V$ to 5.5V, $V_{CM} = 0V$	100 90	120 106		dB dB
Supply Current	I_{SY}	$I_O = 0, V_{IN} = 0V$ $-40^\circ C \leq T_A \leq +85^\circ C$		1.1	1.3 1.5	mA mA
Supply Current Shutdown Mode	ISD			2	4	μA
ENABLE (pin) INPUTS						
Logic High Voltage		VINH	2.4			V
Logic Low Voltage		VINL			0.8	V

Preliminary Technical Data

AD8553

NOISE PERFORMANCE						
Voltage Noise	$e_{n\text{ p-p}}$	$f = 0.01\text{ Hz to }10\text{ Hz}$		0.7		$\mu\text{V}_{\text{p-p}}$
Voltage Noise Density	e_n	$G = 100, f = 1\text{ kHz}$		35		$\text{nV}/\sqrt{\text{Hz}}$
		$G = 10, f = 1\text{ kHz}$		150		$\text{nV}/\sqrt{\text{Hz}}$
Internal Clock Frequency				40		kHz
Signal Bandwidth		$G = 1\text{ to }1000$		1*		kHz
				(*500	Hz for x-grade samples)	

Preliminary Technical Data

AD8553

ELECTRICAL SPECIFICATIONS

($V_S = 1.8V$, $V_{CM} = 0.1V$, $V_O = V_{REF} = V_{CC}/2$, $R_L = 10k\Omega$ to GND, $T_A = +25^\circ C$ unless specified, $G=1000$ ($R_1 = 4k\Omega$, $R_2 = 2M\Omega$), $G=100$ ($R_1 = 3.92k\Omega$, $R_2 = 196k\Omega$), $G=10$ ($R_1 = 20k\Omega$, $R_2 = 100k\Omega$), $G=1$ ($R_1 = 200k\Omega$, $R_2 = 100k\Omega$))

Parameter	Symbol	Conditions	Min	Typ	Max	Units
INPUT CHARACTERISTICS						
Input Offset Voltage	V_{OS}	$G = 1000$ $G = 100$ $G = 10$ $G = 1$			30 30 60 500	μV μV μV μV
vs. Temperature	$\Delta V_{OS}/\Delta T$	$G = 1000, -40^\circ C \leq T_A \leq +85^\circ C$ $G = 100, -40^\circ C \leq T_A \leq +85^\circ C$ $G = 10, -40^\circ C \leq T_A \leq +85^\circ C$ $G = 1, -40^\circ C \leq T_A \leq +85^\circ C$		0.1 0.1	0.5 0.5 3 10	$\mu V/^\circ C$ $\mu V/^\circ C$ $\mu V/^\circ C$ $\mu V/^\circ C$
Input Bias Current	I_B	$-40^\circ C \leq T_A \leq +85^\circ C$		0.3	1	nA
Input Bias Current @ V_{REF}				0.02	1	nA
Input Operating Impedance Differential Common-Mode				75 2 100 2		$M\Omega pF$ $M\Omega pF$
Input Voltage Range Common-Mode Rejection Ratio	CMRR	$G=100, V_{CM} = 0V$ to 0.15V $-40^\circ C \leq T_A \leq +85^\circ C$ $G=10, V_{CM} = 0V$ to 0.15V	0 100 86 86	110	0.15	V dB dB dB
Gain Error		$G = 100, V_{CM}=4.125 mV,$ $V_O = 0.075V$ to 1.65V $G = 10, V_{CM} = 41.25mV,$ $V_O = 0.075V$ to 1.65V			0.35 0.5	% %
Gain tempco		$-40^\circ C \leq T_A \leq +85^\circ C$			50	ppm/ $^\circ C$
Non-Linearity		$G= 100, V_{CM} = 4.125mV,$ $V_O = 0.075V$ to 1.65V $G=10, V_{CM} = 41.25mV,$ $V_O = 0.075V$ to 1.65V		0.015 0.015		% FS % FS
V_{REF} Range			0.8		1.0	V
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 10k\Omega$ to GND	1.65			V
Output Voltage Low	V_{OL}	$R_L = 10k\Omega$ to GND			0.075	V
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$G = 100, V_S = 1.8V$ to 5.5V, $V_{CM} = 0V$	100	120		dB
Supply Current	I_{SY}	$I_O = 0, V_{IN} = 0V$ $-40^\circ C \leq T_A \leq +85^\circ C$		0.9	1.2 1.4	mA mA
Supply Current Shutdown Mode	I_{SD}			2	4	μA

Preliminary Technical Data

AD8553

ENABLE (pin) INPUTS						
Logic High Voltage	V_{INH}		1.4			V
Logic Low Voltage	V_{INL}				0.5	V
NOISE PERFORMANCE						
Voltage Noise	$e_{n\ p-p}$	$f = 0.01\ \text{Hz to } 10\ \text{Hz}$		1		μV_{p-p}
Voltage Noise Density	e_n	$G=100, f = 1\ \text{kHz}$		45		$\text{nV}/\sqrt{\text{Hz}}$
		$G=10, f = 1\ \text{kHz}$		180		$\text{nV}/\sqrt{\text{Hz}}$
Internal Clock Frequency				40		kHz
Signal Bandwidth		$G=1\ \text{to } 1000$		1*		kHz
				(*500	Hz for x-grade samples)	

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+6V
Input Voltage	+Vsupply
Differential Input Voltage ¹	$\pm V_{\text{supply}}$
Output Short-Circuit Duration to Gnd	Indefinite
Storage Temperature Range	
RM Package.....	-65°C to +150°C
Operating Temperature Range	
AD8553	-40°C to +85°C
Junction Temperature Range	
RM Package.....	-65°C to +150°C
Lead Temperature Range (Soldering, 10 sec).....	+300°C

Package Type	θ_{JA} ²	θ_{JC}	Units
10-Lead MSOP (RMZ)	TBD	TBD	°C/W

NOTES

¹ Differential input voltage is limited to ± 5.0 volts or the supply voltage, whichever is less.

² θ_{JA} is specified for the worst case conditions, i.e., θ_{JA} is specified for device in socket for P-DIP packages; θ_{JA} is specified for device soldered in circuit board for SOIC and TSSOP packages.

ORDERING GUIDE

Model	Temperature Range	Package Description	Suffix
AD8553ARMZ-R2	-40°C to +85°C	10-Lead MSOP	RM-10
AD8553ARMZ-REEL	-40°C to +85°C	10-lead MSOP	RM-10

APPLICATIONS

Typical Configuration

Figures 1 and 2 show a typical AD8553 circuit configuration for an A/D converter application.




Figure 1. Single-supply connection diagram




Figure 2. Dual-supply connection diagram

Gain Selection

The gain of the AD8553 is set according to the following equation:

$$G = 2 \cdot (R2/R1)$$

For proper operation:

- (1) $R1 \geq 3.92k\Omega$
- (2) $R1 \geq V_{in} / 13\mu A$.

Gain accuracy depends on the matching of the two external resistors. Any mismatch in resistor values results in a gain error. However, due to the current-mode operation of the AD8553, CMRR is not degraded because of resistor mismatch.

Care should be taken when selecting and positioning the gain setting resistors. The resistors should be made of the same material and package style. Surface mount resistors are recommended. They should be positioned as close together as possible to minimize TC errors and feedback voltage errors.

If resistor trimming is required to set a precise gain, trim resistor R2 only. Parasitic capacitance to pins 1 and 10 (resistor R1 connections) must be minimized.

Reference Connection

Unlike traditional three-opamp instrumentation amplifiers, parasitic resistance in series with the Vref pin (pin 7) does not degrade CMRR performance. This allows the AD8553 to attain its extremely high CMRR performance without the use of an external buffer amplifier driving the Vref pin. When using a single supply, the reference voltage can be set with a simple resistor voltage divider between the supply and ground (Figure 1). Capacitor C4 is recommended to filter supply noise. For optimal performance in single-supply applications, Vref should be set with a low-noise

precision voltage reference (for example, from the ADC). In dual-supply applications, Vref can simply be connected to ground.

Output Filtering

Filter capacitor C2 is required to limit the amount of switching noise present at the output. The recommended bandwidth of the filter created by C2 and R2 is 1.5 kHz (AD8553 x-grade samples are 500 Hz). The user should first select R1 and R2 based on the desired gain, then select C2 based on the following formula:

$$C2 = 1/(1500*2*\pi*R2)$$

Another single-pole R-C filter on the output is recommended. A filter frequency of 1.5kHz is recommended (AD8553 x-grade samples are 500 Hz). This filter can also serve as an anti-aliasing filter if the AD8553 is used to drive an A/D converter.

Maximizing Performance with a Proper Layout

To achieve the maximum performance of the AD8553, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board.

Care must be taken to minimize parasitic capacitance on pins 1 and 10 (resistor R1 connections). Traces from the IC to R1 should be kept symmetric and as short as possible. Excessive capacitance on these pins results in a gain error. This effect is most prominent at low gains ($G < 10$).

Power Supply Bypassing

A stable DC voltage should be used to power the AD8553. Noise on the supply pins may adversely affect performance. Bypass capacitors should be used to decouple the amplifier.

For dual-supply operation, a 0.1 μ F surface-mount capacitor should be connected from each supply pin to ground. Additionally, another 0.1 μ F surface-mount capacitor should be connected between the supply lines to maintain DC precision. For single-supply operation, one 0.1 μ F surface-mount capacitor should be connected between the supply line and ground. All bypass capacitors should be positioned as close to the IC as possible.

A 10 μ F tantalum capacitor may be used further away from the part for additional bypassing. In most cases, it may be shared by other precision ICs on the circuit board.

Load Drive

Figures 1 and 2 show a typical AD8553 circuit configuration for an A/D converter application. In this case, R3 will react with the converter input resistance and typically cause a small gain error. This gain error is due to the voltage divider that occurs due to R3 and the converter input resistance, or RL.

In some applications, the user may require a low impedance output drive from the AD8553. In this case, it is recommended that the user use the circuit shown in Figure 3. This circuit incorporates the second filter pole into the feedback of the output amplifier. This results in a low impedance output to drive the load, RL. If the required current, IL, for the load is significant, the user should consider the limitation on the output swing due to R3. In this case, the voltage at pin 4 is limited to the specified output swing, but the voltage at Vout is further limited by the voltage drop across R3, IL*R3.




Figure 3. AD8553 configuration for low impedance output drive