

Intelligent Manager Smart PMU/GPIO

FEATURES

- SMBus 1.0 Compliant
- Support Pentium class and x86-based designs
- PMU, GPIO, and Alternative PMU modes
- WAKE output and Suspend Status input operates synchronously with PMU in notebook chipsets
- LOW power-saving Suspend mode
- Hardware Debounced Wakeup/Suspend input as pushbutton
- 4 Power Control programmable outputs with builtin Power Sequencing at 10 ms to 1 second programmable intervals
- Optional Wakeup-Disable inputs
- Optional Power-On inputs
- 8 programmable interrupt inputs for SMIEVENT or SMBALERT#
- 8 Suspend/Wakeup edge-triggered programmable inputs
- 20 possible programmable edge-sensitive General Purpose Inputs/Outputs
- 8 Auto LED Flash(ALF) programmable outputs with 10% or 50% duty cycles
- LOW power hardware driven speaker alarm output
- Up to 6 programmable unique addresses for device cascade
- 8 power-on modularized hardware ID programmable inputs
- 32KHz operating frequency
- 5 V tolerant inputs
- Supports both 3.3 V and 5 V operating environments
- Software programming kit available

ORDERING INFORMATION

OZ990S - 28 SSOP


GENERAL DESCRIPTION

O₂Micro's OZ990 Smart PMU/GPIO (Power Management Unit/General Purpose Input Output) unit allows the **implementation of Green PC Desktop Chipsets** in notebook designs at considerably lower cost than conventional methods while closing the technology gap between desktop and notebook computers by offering an extensive number of powerful power management and general purpose I/O features. With the OZ990 stand-alone PMU capability, the ability to provide the **One-Shot Design for PMU/BIOS** practically eliminates the need to redesign PMUs to match the ever-changing core logic chipsets. The OZ990 provides the perfect solution for leading notebook vendors to stay ahead of the competition.

The OZ990 is an SMBus 1.0 compliant device with 4 Power Control and 16 Programmable General Purpose I/Os pins flexible for a variety of functions such Power Control with sequencing, programmable inputs/outputs, SMB/SMI interrupt service. power-saving, Suspend/Wakeup, modularized hardware ID, and Auto LED Flash (ALF) status display. Other features include hardware-driven speaker alarm output and Suspend/Wakeup button.

As a Pentium class and x86-based system compatible device, the OZ990 is a highly cost-effective and practical solution for today's notebook and palmtop computers, pen-based data systems, personal digital assistants, and portable data-collection terminals.

PIN ASSIGNMENT



PIN CONFIGURATION

Name	Pin No.	Type	Input	Drive	Definition				
SMBCLK	1		TTL	-	SMBus Clock Input				
	SMBus Clock Input for SMBus protocol communication.								
SMBDATA	2	I/O	TTL	12mA	SMBus Data Input/Output				
	SMBus Data In	on.							
PWRGD 3 I TTL -				Host System Power Good					
	This pin indicates that the host system's power, including the Core Logic chipsets, is stable. Before the host								
	system's power is stable, this input pin will tri-state all the output pins from OZ990 with the exception of								
					ines whether the OZ990 is in PMU or Alternate				
					and pin PWRGD=0, the OZ990 is in PMU mode.				
		E=1 and pin I		OZ990 is in Alt	ernate PMU mode.				
MODE	4	I	TTL	-	OZ990 Mode Input				
					s available), PMU(with 16 GPIOs available), and				
					990 as a PMU, tie MODE pin to VDD and set				
					to VDD and set PWRGD HIGH. For GPIO-only				
DC[2-0]/			Refer to MODE d						
PC[3:0]/	[8:5]	I/O	TTL	4mA	Power Control Outputs /				
GPIO[19:16]	Dina DC[2:0]/C	DIO[10:16] aa	n ha waad aa Da	Luce Control ou	General Purpose I/Os				
	Pins PC[3:0]/GPIO[19:16] can be used as Power Control outputs for cold start, reset, Suspend, and								
	or as regular GPIOs. Upon power up, if the OZ990 is in PMU mode, PC[3:0] will default to 0, with OZ9 initially in Suspend mode. By default, on a falling edge-triggered SRBTN#/GPIO[15] (with Wakeup function								
	PC[3:0] will be set to 1 to power on the system. On a subsequent trigger of GPIO[15:8]'s Suspend and Wakeup functions, the values in PC_SUSPEND[3:0] and PC_WAKE[3:0] in register 0Bh will be copied onto								
		ns, the value	S IN PC SUSPE	INDIO.UI aliu i	C WAREIS.UI IN TEGISTEL UDN WIII DE CODIEG ONTO				
	Wakeup function				a power sequencing feature that allows up to 8				
	Wakeup function the PC[3:0] out	put pins. Add	ditionally, the Oz	Z990 provides					
	Wakeup function the PC[3:0] out different programmer.	put pins. Add mmable valu	ditionally, the Ozes of staggering	Z990 provides time for the F	a power sequencing feature that allows up to 8				
	Wakeup function the PC[3:0] out different programmer.	put pins. Add mmable valu PIO[19:16] pir	ditionally, the Ozes of staggering as but with bits f	Z990 provides time for the F	a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register				
GPIO[0]/	Wakeup function the PC[3:0] out different progratius like the GF	put pins. Add mmable valu PIO[19:16] pir	ditionally, the Ozes of staggering	Z990 provides time for the F	a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O /				
GPIO[0]/ SMIEVENT	Wakeup function the PC[3:0] our different programmes like the GF OCh as output of 9	put pins. Ado mmable valu PIO[19:16] pir lata values.	ditionally, the Ozes of staggering as but with bits F	2990 provides time for the F PCI[3:0] in regi	a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT				
	Wakeup function the PC[3:0] our different programmes like the GF OCh as output of 9	put pins. Adommable value PIO[19:16] pindata values.	ditionally, the Ozes of staggering as but with bits F	2990 provides time for the FPCI[3:0] in regingled 4mA for a variety of	a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT dedicated or specific functions. Pin GPIO[0] has				
	Wakeup function the PC[3:0] our different progra just like the GF 0Ch as output of 9 Fully programm SMIEVENT our	put pins. Adommable value PIO[19:16] pir data values. I/O I/O I/O I/O I/O I/O I/O I/	ditionally, the Ozes of staggering as but with bits F	2990 provides time for the FPCI[3:0] in region 4mA for a variety of GPIO[0] defa	a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT dedicated or specific functions. Pin GPIO[0] has allowed as outputs in PMU mode, and as input in				
	Wakeup function the PC[3:0] our different programmes in the GF och as output of the GF och as output o	put pins. Adommable value PIO[19:16] pir data values. I/O Lable GPIOs to put as an all and GPIO me	ditionally, the Ozes of staggering as but with bits FITL hat can be used ternate function odes. It is also p	2990 provides time for the F PCI[3:0] in regi 4mA for a variety of GPIO[0] defa programmable	a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT dedicated or specific functions. Pin GPIO[0] has allts as outputs in PMU mode, and as input in to function as either GPI[0] input, GPO[0]output,				
	Wakeup function the PC[3:0] our different programmes in the programmes of the progra	put pins. Adommable value PIO[19:16] pir data values. I/O lable GPIOs to put as an all and GPIO mo PWRON input	ditionally, the Ozes of staggering as but with bits for the Discourse of t	2990 provides time for the FPCI[3:0] in region 4mA for a variety of GPIO[0] defa programmable aput, or ID[0] ir	a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT dedicated or specific functions. Pin GPIO[0] has a sults as outputs in PMU mode, and as input in to function as either GPI[0] input, GPO[0]output, aput(in Alternate PMU and GPIO modes). When				
	Wakeup function the PC[3:0] our different programmer in the progra	put pins. Add mmable valu PIO[19:16] pir data values. I/O lable GPIOs t pput as an all and GPIO m PWRON input as ID[0] input	ditionally, the Ozes of staggering is but with bits for the TTL hat can be used ternate function odes. It is also put, WAKE_DIS ir, GPIO[0]/SMIE	2990 provides time for the F PCI[3:0] in regi 4mA for a variety of GPIO[0] defa programmable aput, or ID[0] ir VENT pin is ii	a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT dedicated or specific functions. Pin GPIO[0] has nults as outputs in PMU mode, and as input in to function as either GPI[0] input, GPO[0]output, nput(in Alternate PMU and GPIO modes). When nternally latched from external pull-ups or pull-				
	Wakeup function the PC[3:0] out different programms is like the GF OCh as output of 9 Fully programm SMIEVENT out Alternate PMU ALF[0] output, implementing a downs, when	put pins. Add mmable value PIO[19:16] pir lata values. I/O lable GPIOs t put as an al and GPIO ma PWRON input as ID[0] input RESETN is	ditionally, the Ozes of staggering is but with bits for the can be used ternate function odes. It is also put, WAKE_DIS in GPIO[0]/SMIE LOW. The variationally in the property of the can be used to the ca	2990 provides time for the FPCI[3:0] in region 4mA for a variety of GPIO[0] defa torogrammable toput, or ID[0] in is in the silles will be	a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT dedicated or specific functions. Pin GPIO[0] has aults as outputs in PMU mode, and as input in to function as either GPI[0] input, GPO[0]output, aput(in Alternate PMU and GPIO modes). When				

Name	Pin No.	Туре	Input	Drive	Definition					
GPIO[1]/	10	I/O	TTL	4mA	General Purpose I/O /					
WAKE	Fully programmable CDIO that can be used for a variety of dedicated or appoint functions. Bin CDIO(1) because									
	Fully programmable GPIO that can be used for a variety of dedicated or specific functions. Pin GPIO[1] has WAKE output as an alternate function. GPIO[1] pin defaults as WAKE output in PMU mode, and as input in									
	Alternate PMU and GPIO modes. It is also programmable to function as GPI[1] input, GPO[1]output, ALF[1]									
	output, PWRON input, WAKE_DIS input, or ID[1] input. When implementing as ID[1] input, GPIO[1]/WAKE									
	pin is internally latched from external pull-ups or pull-downs, when RESETN is LOW. The values will be									
	stored permanently in the ID Register and GPIO[1]/WAKE pin can then be reconfigured as an output. Refer to GPIO Config.1&2 Registers for more details and GPIO Config. Tables for input/output selections.									
GPIO[2]/	11	I/O	TTL	4mA	General Purpose I/O /					
SMBALERT#					SMBALERT#					
	Fully programmable GPIO that can be used for a variety of dedicated or specific functions. Pin GPIO[2]									
					d as an alternate function, can generate the equest signal to the SMBus Host which can be					
					PIO[2]/SMBALERT# is also programmable to					
					PWRON input, WAKE_DIS input, or ID[2] input.					
					is internally latched from external pull-ups or					
					be stored permanently in the ID Register and					
	GPIO Config. Table			out. Refer to G	PIO Config.1&2 Registers for more details and					
GPIO[4:3]	[13:12]	I/O	TTL	4mA	General Purpose I/Os					
					dedicated or specific functions. Pins GPIO[4:3]					
					unction as GPI[4:3] inputs, GPO[4:3] outputs,					
					3] inputs. When implemented as ID[4:3] inputs, or pull-downs, when RESETN is LOW. The					
					:3] pins can then be reconfigured as outputs.					
					O Config. Tables for input/output selections.					
SMBIDSEL	[17:15]	I/O-U	TTL	4mA	SMBus ID Selects/					
[2:0]/ GPO[7:5]	Fully programmab	lo CDIO the	t oon be use	d for a varie	General Purpose Outputs ety of dedicated or specific functions. Pin					
0. 0[1.0]					Jpon power on, when RESETN is LOW, these					
					is used for the OZ990. It is also programmable					
	to function as eithe		ALF[7:5] outpu	ts.						
GPIO[14:8]	[24:18]	1/0	TTL	4mA	General Purpose I/Os					
					edicated or specific functions. Pins GPIO[14:8] programmable to generate SMI/SMB interrupts					
					or to resume Wakeup mode from Suspend					
					ole to function as GPI[14:8] inputs, GPO[14:8]					
				. Refer to GP	IO Config.1&2 Registers for more details and					
SRBTN#/	GPIO Config. Table	I/O	TTL T	4mA	Suspend/Resume Button /					
GPIO[15]	23	1/0	112	4111/4	General Purpose I/O					
	Fully programmable GPIO that can be used for a variety of dedicated or specific functions. In PMU mode, this									
	pin defaults as SRBTN# with a debounced input with "Wakeup" function triggered on the falling edge to turn									
	on pins PC[3:0] (PC[3:0]=1). This pin can be tied to a pushbutton to toggle between Suspend/Wakeup modes. In Alternate PMU and GPIO modes, pin GPIO[15] defaults as input. This pin is programmable to									
	generate an SMB/S	SMI interrupt	and WAKE sig	nal(pin GPIO[11), to enter Suspend mode, resume Wakeup					
	generate an SMB/SMI interrupt and WAKE signal(pin GPIO[1]), to enter Suspend mode, resume Wakeup mode from Suspend (with/without interrupt generation). This pin is also programmable to function as GPI[15]									
					Refer to GPIO Config.1&2 Registers for more					
RESETN	details and GPIO C	onfig. Lables	TTL	selections.	Reset					
RESETIN	26 OZ990 hardware	reset. RFSF		') resets all r	registers to their default values. This pin is					
	connected to the R				-g to allow delegate values. This pill to					
32KHz	27	1	TTL	-	32KHz Clock Input					
	32KHz Clock Input.									
GND	14	GND	-	-	Ground					
VCC	Ground. 28	PWR			3.3V/5V Power Supply					
***	3.3V or 5V Power S		-	-	3.34/34 Fower Suppry					
	0.0 V 01 0 V 1 0 WEI C	ларріў.								

GPIO PINS ALTERNATE USAGE

I IO I IIIO ALI	LINIAI E OOF	1 44 4 11		
Name		Default Usage		Alternate Usage
	PMU Mode	Alt PMU mode	GPIO mode	
	MODE=1	MODE=1	MODE=0	
	PWRGD=0	PWRGD=1		
PC[0] / GPIO[16]	PCO[0]	PCO[0]	GPI[16]	GPI[16], GPO[16]
PC[1] / GPIO[17]	PCO[1]	PCO[1]	GPI[17]	GPI[17], GPO[17]
PC[2] / GPIO[18]	PCO[2]	PCO[2]	GPI[18]	GPI[18], GPO[18]
PC[3] / GPIO[19]	PCO[3]	PCO[3]	GPI[19]	GPI[19], GPO[19]
GPIO[0]/SMIEVENT	GPO[0] (SMIEVENT)	GPI[0]	GPI[0]	GPI[0], GPO[0]
Of 10[0]/OMILVEIVI	Or O[O] (ONNE VENT)	Or I[O]	Or I[O]	ALF[0]
				ID[0]
				DIS_WAKE
				PWRON
GPIO[1]/WAKE	GPO[1] (WAKE)	GPI[1]	GPI[1]	GPI[1], GPO[1]
GPIO[1]/WAKE	GPO[1] (WAKE)	GFI[1]	GFI[I]	
				ALF[1]
				ID[1]
				DIS_WAKE
				PWRON
GPIO[2]/SMBALERT#	GPI[2]	GPI[2]	GPI[2]	SMBALERT#
				GPO[2]
				ALF[2]
				ID[2]
				DIS_WAKE
				PWRON
GPIO[3]	GPI[3]	GPI[3]	GPI[3]	GPO[3]
1				ALF[3]
				IDI3
				DIS_WAKE
				PWRON
GPIO[4]	GPI[4]	GPI[4]	GPI[4]	GPO[4]
01 10[4]	ا ا	O1 1[4]	Or I[4]	ALF[4]
				ID[4]
				DIS_WAKE
				PWRON
ON ADUDOEL (OL/ODOIG)	ODITE	ODUCI	ODUE	
SMBIDSEL[0]/GPO[5]	GPI[5]	GPI[5]	GPI[5]	GPO[5]
0145150511414050101	OBUS	OBUG	O DUTO!	ALF[5]
SMBIDSEL[1]/GPO[6]	GPI[6]	GPI[6]	GPI[6]	GPO[6]
				ALF[6]
SMBIDSEL[2]/GPO[7]	GPI[7]	GPI[7]	GPI[7]	GPO[7]
				ALF[7]
GPIO[8]	GPI[8]	GPI[8]	GPI[8]	GPO[8]
				DIS_WAKE
				PWRON
GPIO[9]	GPI[9]	GPI[9]	GPI[9]	GPO[9]
				DIS_WAKE
				PWRON
GPIO[10]	GPI[10]	GPI[10]	GPI[10]	GPO[10]
	0.1(10)	- · · · · · · · · · · · · · · · · · · ·	3. (1.0)	DIS_WAKE
				PWRON
GPIO[11]	GPI[11]	GPI[11]	GPI[11]	GPO[11]
0.10[11]	ا ال	ا الا	ال ال	DIS WAKE
				_
CDIO[40]	CDII431	CDIMO	CDI(40)	PWRON
GPIO[12]	GPI[12]	GPI[12]	GPI[12]	GPO[12]
				DIS_WAKE
				PWRON
GPIO[13]	GPI[13]	GPI[13]	GPI[13]	GPO[13]
				DIS_WAKE
				PWRON
GPIO[14]	GPI[14]	GPI[14]	GPI[14]	GPO[14]
		' '		DIS_WAKE
				PWRON
SRBTN#/GPIO[15]	GPI[15] (has 'Wake-	GPI[15]	GPI[15]	GPO[15]
	up' function)	[.]	3[]	DIS_WAKE
				PWRON
L	1	l	I	I WINOIN

Note: GPI[15:8] are SMI/SMB interruptible.