

MSM548262

262,144-Word × 8-Bit Multiport DRAM

DESCRIPTION

The MSM548262 is a 2-Mbit CMOS multiport DRAM composed of a 262,144-word by 8-bit dynamic RAM, and a 512-word by 8-bit SAM. Its RAM and SAM operate independently and asynchronously.

It supports three types of operations: random access to RAM port, high speed serial access to SAM port, and bidirectional transfer of data between any selected row in the RAM port and the SAM port. In addition to the conventional multiport DRAM operating modes, the MSM548262 features block write, flash write functions on the RAM port and a split data transfer capability on the SAM port. The SAM port requires no refresh operation because it uses static CMOS flip-flops.


FEATURES

- Single power supply: 5 V ±10%
- Full TTL compatibility
- Multiport organization
RAM : 256K word × 8 bits
SAM : 512 word × 8 bits
- Fast page mode
- Write per bit
- Masked flash write
- Masked block write
- Package options:
40-pin 400 mil plastic SOJ (SOJ40-P-400-1.27) (Product : MSM548262-xxJS)
44/40-pin 400 mil plastic TSOP (Type II)(TSOPII44/40-P-400-0.80-K)(Product : MSM548262-xxTS-K)
xx indicates speed rank.
- $\overline{\text{RAS}}$ only refresh
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
- Hidden refresh
- Serial read/write
- 512 tap location
- Bidirectional data transfer
- Split transfer
- Masked write transfer
- Refresh: 512 cycles/8 ms


PRODUCT FAMILY

Family	Access Time		Cycle Time		Power Dissipation	
	RAM	SAM	RAM	SAM	Operating	Standby
MSM548262-60	60 ns	17 ns	120 ns	22 ns	140 mA	8 mA
MSM548262-70	70 ns	17 ns	140 ns	22 ns	130 mA	8 mA
MSM548262-80	80 ns	20 ns	150 ns	25 ns	120 mA	8 mA

PIN CONFIGURATION (TOP VIEW)



40-Pin Plastic SOJ




44/40-Pin Plastic TSOP (II)
(K Type)

Pin Name	Function	Pin Name	Function
A0 - A8	Address Input	SC	Serial Clock
DQ1 - DQ8	RAM Inputs/Outputs	\overline{SE}	SAM Port Enable
SDQ1 - SDQ8	SAM Inputs/Outputs	DSF	Special Function Input
\overline{RAS}	Row Address Strobe	QSF	Special Function Output
\overline{CAS}	Column Address Strobe	V _{CC}	Power Supply (5 V)
\overline{WE}	Write Enable	V _{SS}	Ground (0 V)
\overline{TRG}	Transfer/Output Enable	NC	No Connection

Note: The same power supply voltage must be provided to every V_{CC} pin, and the same GND voltage level must be provided to every V_{SS} pin.

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

(Note: 1)

Parameter	Symbol	Condition	Rating	Unit
Input Output Voltage	V_T	$T_a = 25^\circ\text{C}$	-1.0 to 7.0	V
Output Current	I_{OS}	$T_a = 25^\circ\text{C}$	50	mA
Power Dissipation	P_D	$T_a = 25^\circ\text{C}$	1	W
Operating Temperature	T_{opr}	—	0 to 70	$^\circ\text{C}$
Storage Temperature	T_{stg}	—	-55 to 150	$^\circ\text{C}$

Recommended Operating Conditions

(Ta = 0°C to 70°C) (Note: 2)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.4	—	6.5	V
Input Low Voltage	V_{IL}	-1.0	—	0.8	V

Capacitance

(V_{CC} = 5 V ±10%, f = 1 MHz, Ta = 25°C)

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance	C_i	—	8	pF
Input/Output Capacitance	C_{io}	—	9	pF
Output Capacitance	$C_o(\text{QSF})$	—	9	pF

Note: This parameter is periodically sampled and is not 100% tested.

DC Characteristics 1

Parameter	Symbol	Condition	Min.	Max.	Unit
Output "H" Level Voltage	V_{OH}	$I_{OH} = -1 \text{ mA}$	2.4	—	V
Output "L" Level Voltage	V_{OL}	$I_{OL} = 2.1 \text{ mA}$	—	0.4	
Input Leakage Current	I_{LI}	$0 \leq V_{IN} \leq V_{CC}$ All other pins not under test = 0 V	-10	10	μA
Output Leakage Current	I_{LO}	$0 \leq V_{OUT} \leq 5.5 \text{ V}$ Output Disable	-10	10	

DC Characteristics 2

(V_{CC} = 5 V ±10%, T_a = 0°C to 70°C)

Item (RAM)	SAM	Symbol	-60	-70	-80	Unit	Note
			Max.	Max.	Max.		
Operating Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling, $t_{\text{RC}} = t_{\text{RC min.}}$)	Standby	I _{CC1}	95	85	75	mA	3, 4
	Active	I _{CC1A}	140	130	120		17
Standby Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}} = V_{\text{IH}}$)	Standby	I _{CC2}	8	8	8		
	Active	I _{CC2A}	60	55	50		3, 4
$\overline{\text{RAS}}$ Only Refresh Current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{\text{IH}}$, $t_{\text{RC}} = t_{\text{RC min.}}$)	Standby	I _{CC3}	95	85	75		3, 4
	Active	I _{CC3A}	140	130	120		17
Page Mode Current ($\overline{\text{RAS}} = V_{\text{IL}}$, $\overline{\text{CAS}}$ Cycling, $t_{\text{PC}} = t_{\text{PC min.}}$)	Standby	I _{CC4}	75	70	65		3, 4
	Active	I _{CC4A}	140	130	120		18
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$, $t_{\text{RC}} = t_{\text{RC min.}}$)	Standby	I _{CC5}	95	85	75		3, 4
	Active	I _{CC5A}	140	130	120		3, 4
Data Transfer Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling, $t_{\text{RC}} = t_{\text{RC min.}}$)	Standby	I _{CC6}	95	85	75		3, 4
	Active	I _{CC6A}	140	130	120		17
Flash Write Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling, $t_{\text{RC}} = t_{\text{RC min.}}$)	Standby	I _{CC7}	95	85	75		3, 4
	Active	I _{CC7A}	140	130	120		3, 4
Block Write Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling, $t_{\text{RC}} = t_{\text{RC min.}}$)	Standby	I _{CC8}	95	85	75		3, 4
	Active	I _{CC8A}	140	130	120		3, 4

AC Characteristics (1/3)

Parameter	Symbol	-60		-70		-80		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t _{RC}	120	—	140	—	150	—	ns	
Read Modify Write Cycle	t _{RWC}	170	—	185	—	195	—	ns	
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	ns	
Fast Page Mode Read Modify Write Cycle Time	t _{PRWC}	85	—	90	—	90	—	ns	
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	60	—	70	—	80	ns	8, 14
Access Time from Column Address	t _{AA}	—	30	—	35	—	40	ns	8, 14
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	15	—	20	—	25	ns	8, 15
Access Time from $\overline{\text{CAS}}$ Precharge	t _{CPA}	—	35	—	40	—	45	ns	8, 15
Output Buffer Turn-off Delay	t _{OFF}	0	15	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	3	35	3	35	3	35	ns	7
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	50	—	60	—	60	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RAS}	60	10k	70	10k	80	10k	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode Only)	t _{RASP}	60	100k	70	100k	80	100k	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RSH}	15	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t _{CSH}	60	—	70	—	80	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	15	10k	20	10k	25	10k	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCD}	20	45	20	50	20	55	ns	14
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	15	30	15	35	15	40	ns	14
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{RAL}	30	—	35	—	40	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t _{CP}	10	—	10	—	10	—	ns	
Row Address Set-up Time	t _{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	10	—	ns	
Column Address Set-up Time	t _{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	10	—	10	—	12	—	ns	
Column Address Hold Time referenced to $\overline{\text{RAS}}$	t _{AR}	50	—	55	—	55	—	ns	
Read Command Set-up Time	t _{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time	t _{RCH}	0	—	0	—	0	—	ns	11
Read Command Hold Time referenced to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	0	—	ns	11
Write Command Set-up Time	t _{WCS}	0	—	0	—	0	—	ns	13
Write Command Hold Time	t _{WCH}	10	—	12	—	15	—	ns	
Write Command Hold Time referenced to $\overline{\text{RAS}}$	t _{WCR}	50	—	55	—	55	—	ns	
Write Command Pulse Width	t _{WP}	10	—	12	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	15	—	20	—	20	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	15	—	20	—	20	—	ns	
Data Set-up Time	t _{DS}	0	—	0	—	0	—	ns	12
Data Hold Time	t _{DH}	10	—	12	—	15	—	ns	12
Data Hold Time referenced to $\overline{\text{RAS}}$	t _{DHR}	50	—	55	—	55	—	ns	

AC Characteristics (2/3)

Parameter	Symbol	-60		-70		-80		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{RWD}	80	—	90	—	100	—	ns	13
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	50	—	55	—	65	—	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	35	—	40	—	45	—	ns	13
Data to $\overline{\text{CAS}}$ Delay Time	t_{DZC}	0	—	0	—	0	—	ns	
Data to $\overline{\text{TRG}}$ Delay Time	t_{DZO}	0	—	0	—	0	—	ns	
Access Time from $\overline{\text{TRG}}$	t_{OEA}	—	15	—	20	—	20	ns	
Output Buffer Turn-off Delay from $\overline{\text{TRG}}$	t_{OEZ}	0	10	0	10	0	10	ns	
$\overline{\text{TRG}}$ Command Hold Time	t_{OEH}	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{TRG}}$	t_{ROH}	10	—	15	—	15	—	ns	
$\overline{\text{CAS}}$ Set-up Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle	t_{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle	t_{CHR}	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	t_{RPC}	0	—	0	—	0	—	ns	
Refresh Period	t_{REF}	—	8	—	8	—	8	ms	
$\overline{\text{WE}}$ Set-up Time	t_{WSR}	0	—	0	—	0	—	ns	
$\overline{\text{WE}}$ Hold Time	t_{RWH}	10	—	10	—	12	—	ns	
DSF Set-up Time referenced to $\overline{\text{RAS}}$	t_{FSR}	0	—	0	—	0	—	ns	
DSF Hold Time referenced to $\overline{\text{RAS}}$ (1)	t_{RFH}	10	—	10	—	12	—	ns	
DSF Hold Time referenced to $\overline{\text{RAS}}$ (2)	t_{FHR}	50	—	55	—	55	—	ns	
DSF Set-up Time referenced to $\overline{\text{CAS}}$	t_{FSC}	0	—	0	—	0	—	ns	
DSF Hold Time referenced to $\overline{\text{CAS}}$	t_{CFH}	10	—	10	—	12	—	ns	
Write Per Bit Mask Data Set-up Time	t_{MS}	0	—	0	—	0	—	ns	
Write Per Bit Mask Data Hold Time	t_{MH}	10	—	10	—	12	—	ns	
$\overline{\text{TRG}}$ High Set-up Time	t_{THS}	0	—	0	—	0	—	ns	
$\overline{\text{TRG}}$ High Hold Time	t_{THH}	10	—	10	—	12	—	ns	
$\overline{\text{TRG}}$ Low Set-up Time	t_{TLS}	0	—	0	—	0	—	ns	
$\overline{\text{TRG}}$ Low Hold Time	t_{TLH}	10	10k	10	10k	12	10k	ns	
$\overline{\text{TRG}}$ Low Hold Time referenced to $\overline{\text{RAS}}$	t_{RTH}	50	10k	60	10k	65	10k	ns	
$\overline{\text{TRG}}$ Low Hold Time referenced to Column Address	t_{ATH}	20	—	25	—	30	—	ns	
$\overline{\text{TRG}}$ Low Hold Time referenced to $\overline{\text{CAS}}$	t_{CTH}	15	—	20	—	25	—	ns	
$\overline{\text{TRG}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{TRP}	50	—	60	—	60	—	ns	
$\overline{\text{TRG}}$ Precharge Time	t_{TP}	20	—	20	—	20	—	ns	
$\overline{\text{RAS}}$ to First SC Delay Time (Read Transfer)	t_{RSD}	60	—	70	—	80	—	ns	
Column Address to First SC Delay Time	t_{ASD}	40	—	45	—	45	—	ns	
$\overline{\text{CAS}}$ to First SC Delay Time (Read Transfer)	t_{CSD}	20	—	20	—	25	—	ns	
Last SC to $\overline{\text{TRG}}$ Lead Time	t_{TSL}	5	—	5	—	5	—	ns	
$\overline{\text{TRG}}$ to First SC Delay Time (Read Transfer)	t_{TSD}	15	—	15	—	15	—	ns	
Last SC to $\overline{\text{RAS}}$ Set-up Time (Serial Input)	t_{SRS}	20	—	25	—	25	—	ns	
Serial Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t_{SDZ}	10	30	10	40	10	40	ns	10


AC Characteristics (3/3)

Parameter	Symbol	-60		-70		-80		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
SC Cycle Time	t _{SCC}	22	—	22	—	25	—	ns	
SC Pulse Width (SC High Time)	t _{SC}	5	—	5	—	7	—	ns	
SC Precharge Time (SC Low Time)	t _{SCP}	5	—	5	—	7	—	ns	
Access Time from SC	t _{SCA}	—	17	—	17	—	20	ns	9
Serial Output Hold Time from SC	t _{SOH}	5	—	5	—	5	—	ns	19
Access Time from \overline{SE}	t _{SEA}	—	17	—	17	—	20	ns	9
\overline{SE} Pulse Width	t _{SE}	10	—	10	—	10	—	ns	
\overline{SE} Precharge Time	t _{SEP}	10	—	10	—	10	—	ns	
Serial Output Buffer Turn-off Delay from \overline{SE}	t _{SEZ}	0	20	0	20	0	20	ns	10
Split Transfer Set-up Time	t _{STS}	25	—	25	—	30	—	ns	
Split Transfer Hold Time	t _{STH}	25	—	25	—	30	—	ns	
SC-QSF Delay Time	t _{SQD}	—	25	—	25	—	25	ns	
\overline{TRG} -QSF Delay Time	t _{TQD}	—	25	—	25	—	25	ns	
\overline{CAS} -QSF Delay Time	t _{CQD}	—	30	—	35	—	35	ns	
\overline{RAS} -QSF Delay Time	t _{RQD}	—	70	—	75	—	75	ns	
\overline{RAS} to Serial Input Delay Time	t _{SDD}	30	—	40	—	40	—	ns	
Serial Input Set-up Time	t _{SDS}	0	—	0	—	0	—	ns	
Serial Input Hold Time	t _{SDH}	10	—	10	—	12	—	ns	
Serial Input to \overline{SE} Delay Time	t _{SZE}	0	—	0	—	0	—	ns	
Serial Input to First SC Delay Time	t _{SZS}	0	—	0	—	0	—	ns	
Serial Write Enable Set-up Time	t _{SWS}	0	—	0	—	0	—	ns	
Serial Write Enable Hold Time	t _{SWH}	10	—	10	—	12	—	ns	
Serial Write Disable Set-up Time	t _{SWIS}	0	—	0	—	0	—	ns	
Serial Write Disable Hold Time	t _{SWIH}	10	—	10	—	12	—	ns	

- Notes:
1. Exposure beyond the "Absolute Maximum Ratings" may cause permanent damage to the device.
 2. All voltages are referenced to V_{SS} .
 3. These parameters depend on the cycle rate.
 4. These parameters depend on output loading. Specified values are obtained with the output open.
 5. An initial pause of 200 μ s is required after power up followed by any 8 \overline{RAS} cycles ($\overline{TRG} = \text{"high"}$) and any 8 SC cycles before proper device operation is achieved. In the case of using an internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} cycles instead of 8 \overline{RAS} cycles are required.
 6. AC measurements assume $t_T = 5$ ns.
 7. V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. RAM port outputs are measured with a load equivalent to 1 TTL load and 50 pF. DOUT reference levels : $V_{OH}/V_{OL} = 2.0$ V/0.8 V.
 9. SAM port outputs are measured with a load equivalent to 1 TTL load and 30 pF. DOUT reference levels : $V_{OH}/V_{OL} = 2.0$ V/0.8 V.
 10. t_{OFF} (Max.), t_{OEZ} (Max.), t_{SDZ} (Max.) and t_{SEZ} (Max.) define the time at which the outputs achieve the open circuit condition, and are not referenced to output voltage levels. This parameter is sampled and not 100% tested.
 11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 12. These parameters are referenced to \overline{CAS} leading edge of early write cycles, and to \overline{WE} leading edge in \overline{TRG} controlled write cycles and read modify write cycles.
 13. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only.
If $t_{WCS} \geq t_{WCS}$ (Min.), the cycle is an early write cycle, and the data out pin will remain open circuit throughout the entire cycle; If $t_{RWD} \geq t_{RWD}$ (Min.), $t_{CWD} \geq t_{CWD}$ (Min.) and $t_{AWD} \geq t_{AWD}$ (Min.), the cycle is a read modify write cycle, and the data out will contain data read from the selected cell; If neither of the above sets of conditions are satisfied, the condition of the data out is indeterminate.
 14. Operation within the t_{RCD} (Max.) limit ensures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled by t_{CAC} .
 15. Operation within the t_{RAD} (Max.) limit ensures that t_{RAC} (Max.) can be met. t_{RAD} (Max.) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (Max.) limit, then access time is controlled by t_{AA} .
 16. Input levels at the AC testing are 3.0 V/0 V.
 17. Address (A0 - A8) may be changed two times or less while $\overline{RAS} = V_{IL}$.
 18. Address (A0 - A8) may be changed once or less while $\overline{CAS} = V_{IH}$ and $\overline{RAS} = V_{IL}$.
 19. This is guaranteed by design. ($t_{SOH}/t_{COH} = t_{SCA}/t_{CAC}$ - output transition time)
This parameter is not 100% tested.


TIMING WAVEFORM


Read Cycle



▨ "H" or "L"

Fast Page Mode Read Cycle



 "H" or "L"

Write Cycle Function Table


Code	RAS Falling Edge			CAS Falling Edge		Function
	A	C	D	B	E	
	DSF	WE	DQ	DSF	DQ	
RWM	0	0	Write Mask	0	Valid Data	Masked Write
BWM	0	0	Write Mask	1	Column Mask	Masked Block Write
FWM	1	0	Write Mask	X	X	Masked Flash Write
RW	0	1	X	0	Valid Data	Normal Write
BW	0	1	X	1	Column Mask	Block Write
LCR	1	1	X	1	Color Data	Load Color Register

WRITE MASK DATA: "Low" = Mask, "High" = No Mask

Column Mask Data


DQ1 - 4	Column Mask Data	
DQ1	Column 0 (A0 = 0, A1 = 0)	Low: Mask High: No Mask
DQ2	Column 1 (A0 = 1, A1 = 0)	
DQ3	Column 2 (A0 = 0, A1 = 1)	
DQ4	Column 3 (A0 = 1, A1 = 1)	

Late Write Cycle




▨ "H" or "L"

Read Modify Write Cycle




▨ "H" or "L"

Fast Page Mode Early Write Cycle




▨ "H" or "L"

Fast Page Mode Read Modify Write Cycle




▨ "H" or "L"

RAS Only Refresh Cycle




▨ "H" or "L"

CAS before RAS Refresh Cycle




▨ "H" or "L"

Hidden Refresh Cycle



▨ "H" or "L"

Read Transfer 1




Note 1: $\overline{SE} = "L"$

Note 2: There must be no rising transitions

Note 3: QSF = "L"-- Lower SAM (0 - 255) is active
 QSF = "H"-- Upper SAM (256 - 511) is active


Read Transfer 2 (Real Time Read Transfer)



Note 1: $\overline{SE} = "L"$

Note 2: QSF = "L"-- Lower SAM (0 - 255) is active
 QSF = "H"-- Upper SAM (256 - 511) is active

Split Read Transfer




Note 1: $\overline{SE} = "L"$


Note 2: QSF = "L"-- Lower SAM (0 - 255) is active
 QSF = "H"-- Upper SAM (256 - 511) is active


Note 3: Si is the SAM start address in before SRT

Serial Read Cycle



Serial Write Cycle



 "H" or "L"

PIN FUNCTIONS

Address Input: A0 - A8

The 18 address bits decode 8 bits of the 2,097,152 locations in the MSM548262 memory array. The address bits are multiplexed to 9 address input pins (A0 - A8) as standard DRAM. 9 row address bits are latched at the falling edge of $\overline{\text{RAS}}$. The following 9 column address bits are latched at the falling edge of $\overline{\text{CAS}}$.

Row Address Strobe: $\overline{\text{RAS}}$

$\overline{\text{RAS}}$ is a basic RAM control signal. The RAM port is in standby mode when the $\overline{\text{RAS}}$ level is "high". As the standard DRAM's $\overline{\text{RAS}}$ signal function, $\overline{\text{RAS}}$ is the control input that latches the row address bits, and a random access cycle begins at the falling edge of $\overline{\text{RAS}}$.

In addition to the conventional $\overline{\text{RAS}}$ signal function, the level of the input signals $\overline{\text{CAS}}$, $\overline{\text{TRG}}$, $\overline{\text{WE}}$ and DSF at the falling edge of $\overline{\text{RAS}}$, determines the MSM548262 operation mode.

Column Address Strobe: $\overline{\text{CAS}}$

As the standard DRAM's $\overline{\text{CAS}}$ signal function, $\overline{\text{CAS}}$ is the control input signal that latches the column address input and the state of the special function input DSF to select in conjunction with the $\overline{\text{RAS}}$ control, either read/write operations or the special block write feature on the RAM port when the DSF is held "low" at the falling edge of $\overline{\text{RAS}}$.

$\overline{\text{CAS}}$ also acts as a RAM port output enable signal.

Data Transfer/Output Enable: $\overline{\text{TRG}}$

$\overline{\text{TRG}}$ is also a control input signal having multiple functions. As the standard DRAM's $\overline{\text{OE}}$ signal function, $\overline{\text{TRG}}$ is used as an output enable control when $\overline{\text{TRG}}$ is "high" at the falling edge of $\overline{\text{RAS}}$. In addition to the conventional $\overline{\text{OE}}$ signal function, a data transfer operation is started between the RAM port and the SAM port when $\overline{\text{TRG}}$ is "low" at the falling edge of $\overline{\text{RAS}}$.

Write Per Bit/Write Enable: $\overline{\text{WE}}$

$\overline{\text{WE}}$ is a control input signal having multiple functions. As the standard DRAM's $\overline{\text{WE}}$ signal function, this is used to write data into the memory on the RAM port when $\overline{\text{WE}}$ is "high" at the falling edge of $\overline{\text{RAS}}$.

In addition to the conventional $\overline{\text{WE}}$ signal function, the $\overline{\text{WE}}$ determines the write-per-bit function, when $\overline{\text{WE}}$ is "low" at the falling edge of $\overline{\text{RAS}}$ during RAM port operations.

The $\overline{\text{WE}}$ also determines the direction of data transfer between the RAM and SAM. When the $\overline{\text{WE}}$ is "high" at the falling edge of $\overline{\text{RAS}}$, the data is transferred from RAM to SAM (read transfer). When the $\overline{\text{WE}}$ is "low" at the falling edge of $\overline{\text{RAS}}$, the data is transferred SAM to RAM (write transfer).

Write Mask Data/Data Input and Output: DQ1 - DQ8

In conventional write-per bit mode, the DQ pins function as mask data at the falling edge of \overline{RAS} . Data is written only to high DQ pins. Data on low DQ pins is masked and internal data is retained. After that, they function as input/output pins similar to a standard DRAM.

Serial Clock: SC

SC is a main serial cycle control input signal. All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read cycle, the output data becomes valid on the SDQ pins after the maximum specified serial access time t_{SCA} from the rising edge of SC.

In a serial write cycle, data on SDQ pins at the rising edge of SC are fetched into the SAM register.

Serial Enable: \overline{SE}

The \overline{SE} is a serial access enable control and serial read/write control signal. In a serial read cycle, \overline{SE} is used as an output control. In a serial write cycle, \overline{SE} is used as a write enable control. When \overline{SE} is "high", serial access is disabled. However, the serial address pointer location is still incremented when SC is clocked even when \overline{SE} is "high".

Special Function Input: DSF

The DSF is latched at the falling edge of \overline{RAS} and \overline{CAS} . It allows for the selection of several RAM ports and transfer operating modes. In addition to the conventional multiport DRAM, the special functions consisting of flash write, block write, load/read color register, and split read/write transfer can be invoked.

Special Function Output: QSF

QSF is an output signal, which during split register mode indicates which half of the split SAM is being accessed. QSF "low" indicates that the lower split SAM (0 - 255) is being accessed. QSF "high" indicates that the upper SAM (256 - 511) is being accessed.

Serial Input/Output: SDQ1 - SDQ8

Serial input/output mode is determined by the most recent read or write transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a write transfer cycle is performed, the SAM port is switched from output mode to input mode.

OPERATION MODES

Table-1 shows the function truth table for a listing of all available RAM ports, and transfer operation of MSM548262.

The RAM port and data transfer operations are determined by the state of $\overline{\text{CAS}}$, $\overline{\text{TRG}}$, $\overline{\text{WE}}$ and DSF at the falling edge of $\overline{\text{RAS}}$, and by the level of DSF at the falling edge of $\overline{\text{CAS}}$.

Table-1. Function Truth Table

Code	$\overline{\text{RAS}}\downarrow$				$\overline{\text{CAS}}\downarrow$	Address		W/IO		Write Mask	Color Register	Function
	$\overline{\text{CAS}}$	$\overline{\text{TRG}}$	$\overline{\text{WE}}$	DSF	DSF	$\overline{\text{RAS}}\downarrow$	$\overline{\text{CAS}}\downarrow$	$\overline{\text{RAS}}\downarrow$	$\overline{\text{CAS}}\downarrow$ $\overline{\text{WE}}\downarrow$			
CBR	0	*	*	*	—	*	*	*	*	—	—	CBR Refresh
ROR	1	1	*	0	—	Row	—	*	—	—	—	$\overline{\text{RAS}}$ Only Refresh
MWT	1	0	0	0	*	Row	TAP	WM1	*	Yes	—	Masked Write Transfer
MSWT	1	0	0	1	*	Row	TAP	WM1	*	Yes	—	Masked Split Write Transfer
RT	1	0	1	0	*	Row	TAP	*	*	—	—	Read Transfer
SRT	1	0	1	1	*	Row	TAP	*	*	—	—	Split Read Transfer
RWM	1	1	0	0	0	Row	Column	WM1	Din,Dout	Yes	—	Read/Write (Mask)
BWM	1	1	0	0	1	Row	Column A2c - 8c	WM1	Column Select	Yes	Use	Masked Block Write
FWM	1	1	0	1	*	Row	*	WM1	—	Yes	Use	Masked Flash Write
RW	1	1	1	0	0	Row	Column	*	Din,Dout	No	—	Read/Write (No Mask)
BW	1	1	1	0	1	Row	Column A2c - 8c	*	Column Select	No	Use	Block Write (No Mask)
LCR	1	1	1	1	1	Row	*	*	Color Data	—	Load	Load Color Register

If the DSF is "high" at the falling edge of $\overline{\text{RAS}}$, special functions such as split transfer, flash write, load color register can be invoked.

If the DSF is "low" at the falling edge of $\overline{\text{RAS}}$ and "high" at the falling edge of $\overline{\text{CAS}}$, the block write feature can be invoked.

RAM PORT OPERATION

RAM Read Cycle: $\overline{\text{RAS}}$ falling edge --- $\overline{\text{TRG}} = \overline{\text{CAS}} = \text{"H"}$, $\text{DSF} = \text{"L"}$
 CAS falling edge --- $\text{DSF} = \text{"L"}$

Row address is entered at the falling edge of $\overline{\text{RAS}}$ and column address at the falling edge of $\overline{\text{CAS}}$ to the device as in conventional DRAM. When the $\overline{\text{WE}}$ is "high" and $\overline{\text{TRG}}$ is "low" while $\overline{\text{CAS}}$ is "low", the data outputs through DQ pins.

RAM Write Cycle: $\overline{\text{RAS}}$ falling edge --- $\overline{\text{TRG}} = \overline{\text{CAS}} = \text{"H"}$, $\text{DSF} = \text{"L"}$
 CAS falling edge --- $\text{DSF} = \text{"L"}$

1) Write cycle with no mask: $\overline{\text{RAS}}$ falling edge -- $\overline{\text{WE}} = \text{"H"}$

If $\overline{\text{WE}}$ is set "low" at the falling edge of $\overline{\text{CAS}}$ after $\overline{\text{RAS}}$ goes "low" a write cycle is executed. If $\overline{\text{WE}}$ is set "low" before the $\overline{\text{CAS}}$ falling edge, this cycle becomes an early write cycle, and all DQ pins attain high impedance. All 8 data are latched on the falling edge of $\overline{\text{CAS}}$.

If $\overline{\text{WE}}$ is set "low" after the $\overline{\text{CAS}}$ falling edge, this cycle becomes a late write cycle, and all 8 data are latched on the falling edge of $\overline{\text{WE}}$.

2) Write cycle with mask: $\overline{\text{RAS}}$ falling edge -- $\overline{\text{WE}} = \text{"L"}$

If $\overline{\text{WE}}$ is set "low" at the falling edge of $\overline{\text{RAS}}$, the mask write mode can be invoked. Mask data is loaded and used. The mask data on DQ1 - DQ8 is latched into the write mask register at the falling edge of $\overline{\text{RAS}}$. When the mask data is low, writing is inhibited into the RAM and the mask data is high, data is written into the RAM. This mask data is in effect during the $\overline{\text{RAS}}$ cycle. In page mode cycle the mask data is retained during page access.

Load/Read Color Register: $\overline{\text{RAS}}$ falling edge --- $\overline{\text{CAS}} = \overline{\text{TRG}} = \overline{\text{WE}} = \text{DSF} = \text{"H"}$
 $\overline{\text{CAS}}$ falling edge --- $\text{DSF} = \text{"H"}$

The MSM548262 is provided with an on-chip 8-bit color register for use during the flash write or block write operation. Each bit of the color register corresponds to one of the DRAM I/O blocks. The data presented on the DQi lines is subsequently latched into the color register at the falling edge of either $\overline{\text{CAS}}$ or $\overline{\text{WE}}$ whichever occurs later.

The read color register cycle is activated by holding $\overline{\text{WE}}$ "high" at the falling edge of $\overline{\text{CAS}}$, and throughout the remainder of the cycle. The data in the color register becomes valid on the DQi lines after the specified access times from $\overline{\text{RAS}}$ and $\overline{\text{TRG}}$ are satisfied.

During the load/read color register cycle, the memory cells on the row address latched at the falling edge of $\overline{\text{RAS}}$ are refreshed.

Flash Write: $\overline{\text{RAS}}$ falling edge --- $\overline{\text{CAS}} = \overline{\text{TRG}} = \text{DSF} = \text{"H"}, \overline{\text{WE}} = \text{"L"}$

Flash write allows for the data in the color register to be written into all the memory locations of a selected row.

Each bit of the color register corresponds to one of the DRAM I/O blocks. The flash write operation can be selectively controlled on an I/O basis in the same manner as the write per bit operation. The mask data is the same as that of a RAM write cycle.

Block Write: \overline{RAS} falling edge --- $\overline{CAS} = \overline{TRG} = "H"$, $DSF = "L"$
 \overline{CAS} falling edge --- $DSF = "H"$

Block write allows for the data in the color register to be written into 4 consecutive column address locations, starting from a selected column address in a selected row.

The block write operation can be selectively controlled on an I/O basis, and a column mask capability is also available. During a block write cycle, the 2 least significant column address locations (A0C and A1C) are internally controlled, and only the 7 most significant column addresses (A2C - A8C) are latched at the falling edge of \overline{CAS} .

- 1) No mask block write: \overline{WE} "high" at the falling edge of \overline{RAS}
 The data on 8 DQ pins is all cleared by the data of the color register.
- 2) Masked block write: \overline{WE} "low" at the falling edge of \overline{RAS}
 The mask data is the same as that of a RAM write cycle.

SAM PORT OPERATION

Single Register Mode

High speed serial read or write operation can be performed through the SAM port independent of the RAM port operation, except during read/write transfer cycles.

The preceding transfer operation determines the direction of data flow through the SAM port. If the preceding transfer is a read transfer, the SAM port is in the output mode. If the preceding transfer is write transfer, the SAM port is in the input mode.


Serial data can be read out of the SAM after a read transfer has been performed. The data is shifted out of the SAM starting at any of the 512 bits locations.

The TAP location corresponds to the column address selected at the falling edge of \overline{CAS} during the read or write transfer cycle. The SAM registers are configured as a circular data register. The data is shifted out sequentially. It starts from the selected TAP location at the most significant bit (511), then wraps around to the least significant bit (0).

Split Register Mode

In split register mode data can be shifted into or out of one half of the SAM, while a split read or split write transfer is being performed on the other half of the SAM.

Conventional (non split) read, or write transfer cycle must precede any split read or split write transfers. The split read and write transfers will not change the SAM port mode set by the preceding conventional transfer operation. In the split register mode, serial data can be shifted in or out of one of the split SAM registers, starting from any at the 256 TAP locations, excluding the last address of each split SAM the data is shifted in or out sequentially starting from the selected TAP location at the most significant bit (255 or 511) of the first split SAM, and then the SAM pointer moves to the TAP location selected for the second split SAM to shift data in or out sequentially, starts from this TAP location at the most significant bit (511 or 255), and finally wraps around to the least significant bit.



DATA TRANSFER OPERATIONS

The MSM548262 features two types of bidirectional data transfer capability between RAM and SAM.

- 1) Conventional (non split) transfer: 512 words by 8 bits of data can be loaded from RAM to SAM (Read transfer), or from SAM to RAM (Write transfer).
- 2) Split transfer: 256 words by 8 bits of data can be loaded from the lower/upper half of the RAM to the lower/upper half of the SAM (Split read transfer), or from the lower/upper half of SAM to the lower/upper half of RAM (Split write transfer).

The conventional transfer and split transfer modes are controlled by the DSF input signal.

Data transfer are invoked by holding the TRG signal "low" at the falling edge of RAS.

The MSM548262 supports 4 types of transfer operations: Read transfer, Split read transfer, Write transfer and Split write transfer as shown in the truth table. The type of transfer operation is determined by the state of CAS, WE and DSF latched at the falling edge of RAS. During conventional transfer operations, the SAM port is switched from input to output mode (Read transfer), or output to input mode (Write transfer). It remains unchanged during split transfer operation (Split read transfer or Split write transfer).

Both RAM and SAM are divided by the most significant row address (AX8), as shown in Figure 1. Therefore, no data transfer between AX8 = 0 side RAM and AX8 = 1 side RAM can be provided through the SAM. Care must be taken if the split read transfer on AX8 = 1 side (or AX8 = 0 side) is provided after the read transfer or the split read transfer, is provided on AX8 = 0 side (or AX8 = 1 side).




Figure 1. RAM and SAM Configuration

Read Transfer: $\overline{\text{RAS}}$ falling edge --- $\overline{\text{CAS}} = \overline{\text{WE}} = \text{"H"} , \overline{\text{TRG}} = \text{DSF} = \text{"L"}$

Read transfer consists of loading a selected row of data from the RAM into the SAM register. A read transfer is invoked by holding $\overline{\text{CAS}}$ "high", $\overline{\text{TRG}}$ "low", $\overline{\text{WE}}$ "high", and DSF "low" at the falling edge of $\overline{\text{RAS}}$. The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row to be transferred into the SAM. The transfer cycle is completed at the rising edge of $\overline{\text{TRG}}$. When the transfer is completed, the SAM port is set into the output mode. In a read/real time read transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{\text{TRG}}$, and this data becomes valid on the SDQ lines after the specified access time t_{SCA} from the rising edge of the subsequent SC cycles. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$. In a read transfer cycle (which is preceded by a write transfer cycle), SC clock must be held at a constant V_{IL} or V_{IH} after the SC high time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{TSD} from the rising edge of $\overline{\text{TRG}}$.

In a real time read transfer cycle (which is preceded by another read transfer cycle), the previous row data appears on the SQD lines until the $\overline{\text{TRG}}$ signal goes "high", and the serial access time t_{SCA} for the following serial clock is satisfied. This feature allows for the first bit of the new row of data to appear on the serial output as soon as the last bit of the previous row has been strobed without any timing loss. To make this continuous data flow possible, the rising edge of $\overline{\text{TRG}}$ must be synchronized with $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and the subsequent rising edge of SC (t_{RTH} , t_{CTH} , and $t_{\text{TSL}}/t_{\text{TSD}}$ must be satisfied).

Masked Write Transfer: $\overline{\text{RAS}}$ falling edge --- $\overline{\text{CAS}} = \text{"H"} , \overline{\text{TRG}} = \overline{\text{WE}} = \text{DSF} = \text{"L"}$

Write transfer cycle consists of loading the content of the SAM register into a selected row of the RAM. This write transfer is the same as a mask write operation in RAM.

If the SAM data to be transferred must first be loaded through the SAM, a Masked write transfer operation (all DQ pins "low" at falling edge of $\overline{\text{RAS}}$) must precede the write transfer cycles. A masked write transfer is invoked by holding $\overline{\text{CAS}}$ "high", $\overline{\text{TRG}}$ "low", $\overline{\text{WE}}$ "low" and DSF "low" at the falling edge of $\overline{\text{RAS}}$. The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of $\overline{\text{CAS}}$ determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are set in the input mode so that serial data synchronized with the SC clock can be loaded.

When consecutive write transfer operations are performed, new data must not be written into the serial register until the $\overline{\text{RAS}}$ cycle of the preceding write transfer is completed. Consequently, the SC clock must be held at a constant V_{IL} or V_{IH} during the $\overline{\text{RAS}}$ cycle. A rising edge of the SC clock is only allowed after the specified delay t_{CSD} from the falling edge of the $\overline{\text{CAS}}$, at which time a new row of data can be written in the serial register.

Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to the other address of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle (row address AX8).

Split Data Transfer and QSF

The MSM548262 features a bidirectional split data transfer capability between the RAM and SAM. During split data transfer operation, the serial register is split into two halves which can be controlled independently. Split read or split write transfer operation can be performed to or from one half of the serial register, while serial data can be shifted into or out of the other half of the serial register. The most significant column address location (A8C) is controlled internally to determine which half of the serial register will be reloaded from the RAM. QSF is an output which indicates which half of the serial register is in an active state. QSF changes state when the last SC clock is applied to active split SAM.

Split Read Transfer: $\overline{\text{RAS}}$ falling edge --- $\overline{\text{CAS}} = \overline{\text{WE}} = \text{DSF} = \text{"H"} , \overline{\text{TRG}} = \text{"L"}$

Split read transfer consists of loading 256 words by 8 bits of data from a selected row of the split RAM into the corresponding non-active split SAM register. Serial data can be shifted out from the other half of the split SAM register simultaneously. During split read transfer operation, the RAM port input clocks do not have to be synchronized with the serial clock SC, thus eliminating timing restrictions as in the case of real time read transfers. A split read transfer can be performed after a delay of t_{STS} from the change of state of the QSF output is satisfied. Conventional (non-split) read transfer operation must precede split read transfer cycles.

Masked Split Write Transfer: $\overline{\text{RAS}}$ falling edge --- $\overline{\text{CAS}} = \text{DSF} = \text{"H"} , \overline{\text{TRG}} = \overline{\text{WE}} = \text{"L"}$

Split write transfer consists of loading 256 words by 8 bits of data from the non-active split SAM register into a selected row of the corresponding split RAM. Serial data can be shifted into the other half of the split SAM register simultaneously. During split write transfer operation, the RAM port input clocks do not have to be synchronized with the serial clock SC, thus allowing for real time transfer. This write transfer operation, which is the same as a mask write operation in RAM, can be selectively controlled for 8 DQis by inputting the mask data from DQ1 - DQ8 at the falling edge of $\overline{\text{RAS}}$.

A split write transfer can be performed after a delay of t_{STS} from the change of state of the QSF output is satisfied.

A masked write transfer operation must precede split write transfer. The purpose is to switch the SAM port from output mode to input mode, and to set the initial TAP location prior to split write transfer operations.

POWER UP


Power must be applied to the $\overline{\text{RAS}}$ and $\overline{\text{TRG}}$ input signals to pull them "high" before, or at the same time as, the V_{CC} supply is turned on. After power-up, a pause of 200 μs minimum is required with $\overline{\text{RAS}}$ and $\overline{\text{TRG}}$ held "high". After the pause, a minimum of 8 $\overline{\text{RAS}}$ and 8 SC dummy cycles must be performed to stabilize the internal circuitry, before valid read, write or transfer operations can begin. During the initialization period, the $\overline{\text{TRG}}$ signal must be held "high". If the internal refresh counter is used, a minimum 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles are required instead of 8 $\overline{\text{RAS}}$ cycles.

(NOTE) INITIAL STATE AFTER POWER UP

The initial state can not be guaranteed for various power up conditions and input signal levels. Therefore, it is recommended that the initial state be set after the initialization of the device is performed and before valid operations begin.

PACKAGE DIMENSIONS


(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).