# 16-SEGMENT X 14-Digit VFD CONTROLLER / DRIVER

#### GENERAL DESCRIPTION

### ■ PACKAGE OUTLINE

 $T_0$  to  $T_{13}$ 


The **NJU3426** is a VFD (Vacuum Fluorescent Display) controller/driver to dynamically drive up to 16 segments x 14 digits. It consists of display data RAM, an address counter, command registers, a serial interface and high voltage drivers. The NJU3426 features the direct connection to MPU and the high voltage drivers of 45V well-suited for various VFD displays.

#### NJU3426FP1

#### FEATURES


JRC

- Directly Drives 16-segment x 14-digit
- High VFD Driving Voltage  $: |V_{DD}-V_{FDP}| \le 45V$
- Display Shift Function
- Programmable Duty Ratio for Timing Signal



- Display ON/OFF Control Function
- Display Data RAM : 30 x 8-bit
- Built-in Oscillator (External Ceramic Resonator or External Resistor or External Clock)
- 8-bit Serial Interface
- Power-ON Reset Function
- Operating Voltage : 3.3V / 5.0V
- C-MOS Technology
- Package Outline :QFP48-P1






New Japan Radio Co., Ltd.

# NJU3426

# PIN CONFIGURATION



## ■ TERMINAL DISCRIPTION

PAD No.	SYMBOL	FUNCTION
48	V <sub>DD</sub>	Power Supply For Logic Voltage 3.3V / 5.0V
45	V <sub>SS</sub>	Ground V <sub>SS</sub> =0V
39	V <sub>FDP</sub>	Power Supply For VFD Driving Voltage
46 47	XT XTb	Ceramic Resonator Connection, Resistor Connection, or External Clock Input The internal oscillator is formed by connecting an external ceramic resonator to these pins. When an external oscillator is used instead of the internal oscillator, the external clock is input to the XT and the XTb must be open.
3 to 12, 15 to 20	$S_0$ to $S_{15}$	Segment output terminals (Pulled down)
21 to 24, 27 to 36	$T_0$ to $T_{13}$	Timing output terminals (Pulled down)
41	RSTb	Reset terminal (Pulled up) Active "L": Reset is executed when this pin is "L". Reset does not change the contents of display data RAM.
42	CSb	Chip Select Active "L": Data transmission is enable when this pin is "L".
43	SCK	Serial Clock Input
44	SI	Serial Data Input (8 bits = 1 word)
1, 2, 13, 14, 25, 26, 37, 38, 40	N.C.	Non connections These pins must be open.


#### FUNCTION DESCRIPTION

#### (1) ADDRESS COUNTER

The address counter specifies the "Display data RAM address", and the display data is transferred to or from this address. For the data transmission, once an initial RAM address is determined, the display data can be continuously transmitted without setting the RAM address. When the upper 2 bits (B7 and B6) of the 1st word are "0,0", the lower 5 bits (B4 to B0) are interpreted as RAM address data. And the 2nd word is interpreted as display data which is stored in the RAM address specified by the 1st word, and simultaneously the RAM address is counted up.

Although the "Display data RAM address" can be set only in the range of "0,0,0,0,0" ( $00_H$ ) and "1,1,1,0,1" ( $1D_H$ ), the auto-increment keeps counting up to "1,1,1,1,1" ( $1F_H$ ), and the RAM address finally wraps to "0,0,0,0,0" ( $00_H$ ) then begins counting up. Note that the display data, specified to the RAM address of "1,1,1,1,0" ( $1E_H$ ) or "1,1,1,1,1" ( $1F_H$ ), is ignored in this sequence.

**DISPLAY DATA RAM ADDRESS** 



: Non-existent Address




#### (2) COMMAND REGISTER 1

The "Command register 1" is used for setting "Duty ratio for timing signal", "Display control ON/OFF" and "Shifting display digits". When the upper 1 bit (B7) of the 1<sup>st</sup> word is "1", the lower 7 bits (B6 to B0) are interpreted as command data, and stored in the "Command register 1". The contents of the "Command register 1" are initialized to the default values by the power-ON reset or the reset signal, as shown below.

#### **DEFAULT VALUES OF COMMAND REGISTER 1**

- Duty ratio for timing signal : 2/16
- Display control ON/OFF : OFF :7
- Shifting display digits ٠



Recognition data Duty ratio for Display control Shifting display digits timing signal ON / OFF

DT2	DT1	DT0	Duty ratio for timing signal
0	0	0	2/16
0	0	1	4/16
0	1	0	6/16
0	1	1	8/16
1	0	0	10/16
1	0	1	12/16
1	1	0	14/16
1	1	1	15/16

The output waveforms of timing signal are shown in "**TIMING SIGNAL / DUTY-CHANGE WAVEFORM**". Note.)

DSP	Display control
0	OFF
1	ON

Note.)

When the "Display control OFF" is set, segment drivers output waveforms but all timing signal outputs are halted


DE2	DE1	DE0	Shifting display digits
0	0	0	7
0	0	1	8
0	1	0	9
0	1	1	10
1	0	0	11
1	0	1	12
1	1	0	13
1	1	1	14

#### (3) COMMAND REGISTER 2

The "Command register 2" is used for setting the "Initial character address", which corresponds to the  $T_0$  pin. When the upper 2 bits (B7 and B6) of the 1<sup>st</sup> word is "0,1", the lower 4 bits (B3 to B0) are interpreted as command data and stored in the "Command register 2". The contents of the "Command register 2" are initialized to the default values by the power-ON reset or the reset signal, as shown below.

#### **DEFAULT VALUES OF COMMAND REGISTER 2**

• Initial character address : C1 (0,0,0,1)



DS3 DS2 DS1 DS0 Initial character address  $C_0$  $C_1$  $C_2$  $C_3$  $C_4$  $C_5$  $C_6$  $C_7$  $C_8$ C<sub>9</sub>  $C_{10}$ C<sub>11</sub>  $C_{12}$ C<sub>13</sub>  $C_{14}$ Prohibited 

#### (4) DISPLAY SHIFT OPERATION

The display shift operation is performed by changing the "Initial character address" of the "Command register 2". And the number of digits for the display shift in the loop is determined by the "Shifting display digits" of the "Command register 1". In other words, shifting display area ranges from the "Initial character address" specified by the "Command register 2" to the last address specified by the "Command register 1".

The default value of the "Initial character address" is  $C_1$  (0,0,0,1), as shown in the table of "Display data RAM". In addition, supposing that the value of the "Shifting display digits" is "N", the "Initial character address" should be set in the range of  $C_0$  and  $C_N$  in order not to exceed the digit "N". Because the display shift operation is not applied to the addresses beyond the digit "N", the display images, which were initially set up, appear on these addresses. Just for reference, one character of display image is composed of 16 segments.

#### HOW TO SET LEFT DISPLAY SHIFT


The left display shift is carried out by incrementing the "Initial character address" gradually like  $C_2$ ,  $C_3$ ,  $C_4$ , ---  $C_N$ . To the contrary, decrementing the address performs right display shift. The following description shows the example on how to set the left display shift, using alphanumeric display images such as "0", "1", "2", ---, "9", "A", "B", ---, and "E".

#### STEP1) Setting display images in the display data RAM

• Display RAM data


Character address	$C_0$	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>	C <sub>8</sub>	C <sub>9</sub>	C <sub>10</sub>	C <sub>11</sub>	C <sub>12</sub>	C <sub>13</sub>	C <sub>14</sub>
Display image	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е

#### SETP2) Setting the "Initial character address" to C<sub>2</sub> and the "Shifting display digits N" to 12 (T<sub>11</sub>).



In this setting, the display images of "2", "3", - - appear on the  $T_0$ ,  $T_1$ ,  $T_2$ , - -  $T_{10}$  pins respectively, and the image "0" is on the  $T_{11}$  pin, which is assigned to the 12<sup>th</sup> character address. The display images "D" and "E" don't shift but remain on the  $T_{12}$  and  $T_{13}$  pins, assigned to the 13<sup>th</sup> and 14<sup>th</sup> characters respectively, because their character addresses are outside the digit "N".


# STEP3) Changing the "Initial character address" to C<sub>3</sub>, and leaving the "Shifting display digits N" as 12 (T<sub>11</sub>). Shifting display digits



New Japan Radio Co., Ltd.

Ver.2003-09-02






New Japan Radio Co., Ltd.

#### (5) SERIAL DATA TRANSMISSION

Communication between the NJU3426 and MPU uses the serial data transmission with synchronous clock, and 8 bits serial data constitutes 1 word. Each bit on the SI pin is latched at the rising edge of the serial clock (SCK), and the entire 8 bits are loaded as 1 word at the rising edge of the chip select (CSb).

During a data transmission, multiple words are transferred continuously. The 1<sup>st</sup> word is either "Display data RAM address", "Command register 1" or "Command register 2". When the 1<sup>st</sup> word is RAM address data, the 2<sup>nd</sup> and ascending words are interpreted as display data. When it's the "Command register 1 or 2", the 2<sup>nd</sup> and ascending words are ignored.



#### SERIAL DATA TRANSMISSION FORMAT

• Serial input data

DATA FORMAT FOR THE 1<sup>ST</sup> WORD

#### **DISPLAY DATA RAM ADRESS**

	B7	B6	B5	B4	B3	B2	B1	<b>B</b> 0	
	0	0	*	AD4	AD3	AD2	AD1	AD0	
									*:don't care
С	OMMAN	ID DATA	1						
	B7	B6	B5	B4	B3	B2	B1	B0	_
	1	DT2	DT1	DT0	DSP	DE2	DE1	DE0	
									*:don't care
С	OMMAN								
	B7	B6	B5	B4	B3	B2	B1	B0	_
	0	1	*	*	DS3	DS2	DS1	DS0	
									*:don't care

**SERIAL DATA FOR THE 2<sup>ND</sup> AND ASCENDING WORDS** When the 1<sup>st</sup> word is the "Display data RAM address", the 2<sup>nd</sup> and ascending words are interpreted as display data. When the 1<sup>st</sup> word is the "Command register 1 or 2", the 2<sup>nd</sup> and ascending words are ignored.

## ABSOLUTE MAXIMAM RATINGS

				$(V_{ss}=0V, Ta=25^{\circ}C)$
PARAMETER	SYMBOL	RATINGS	UNIT	CONDITIONS
Supply voltage	V <sub>DD</sub>	-0.3 to +7.0	V	
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> +0.3	V	
VFD driving voltage	V <sub>FDP</sub>	$V_{DD}$ -45 to $V_{DD}$ +0.3	V	Relative to V <sub>DD</sub> .
"H" level output current 1	I <sub>OH1</sub>	-15	mA	1 pin out of $S_0$ to $S_{15}$ pins
"H" level output current 2	I <sub>OH2</sub>	-35	mA	1 pin out of $T_0$ to $T_{13}$ pins
"L" level output current	I <sub>OL</sub>	20	mA	
Operating temperature	Topr	-40 to 85	°C	
Storage temperature	Tstg	-55 to 125	°C	
Power dissipation	PD	1500	mW	On two-layer board of based on the JEDEC.

Note 1): The LSI must be used inside the "Absolute maximum ratings". Otherwise, an electrical or physical stress may cause a permanent damage to the LSI.

Note 2): De-coupling capacitors should be placed on  $V_{DD}$  and  $V_{SS}$  and  $V_{FDP}$  and  $V_{SS}$  for stable operation.

Note 3): The following voltage relation must be maintained;  $V_{DD} > V_{SS} \ge V_{FDP}$ ,  $V_{SS} = 0$ .

# ELECTRICAL CHARACTERISTICS

• DC characteristics 1

_			$V_{DD} = 5.0 V,$	V <sub>SS</sub> =0V,	Ta=-40 to	• 85°C)
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Operating voltage	V <sub>DD</sub>	V <sub>DD</sub> terminal	4.5		5.5	V
"H" level input voltage	V <sub>IH</sub>	XT, RSTb, CSb, SCK, SI terminals	$0.8V_{DD}$			V
"L" level input voltage	V <sub>IL</sub>				$0.2V_{DD}$	v
Input off leak current	$I_{IZ}$	CSb, SCK, SI terminals V <sub>DD</sub> =5.5V, V <sub>I</sub> =0 or 5.5V			±1	μΑ
Display output current	I		-4.5	-9		mA
Display output current	I <sub>OH</sub>	$\begin{array}{c} T_{O} \text{ to } T_{13} \\ \text{terminals} \end{array}  V_{OH} = V_{DD} - 2.5V$	-10.5	-21		mA
Pull-up resistance	R <sub>UR</sub>	RSTb terminal, Ta=25°C, V <sub>I</sub> =V <sub>SS</sub>	100		280	kΩ
Pull-down resistance	R <sub>DST</sub>	$S_0$ to $S_{15}$ , $T_0$ to $T_{13}$ terminals, Ta=25°C $V_I=V_{DD}$ , $V_{FDP}=V_{DD}$ -40V	60		160	kΩ
Logic operating current	I <sub>SS</sub>	V <sub>ss</sub> terminal, All Segment/Timing output terminals open, RSTb terminal open, Ceramic resonator:1MHz, All Segment output OFF and All Timing output OFF		1	2	mA
Display operating current	I <sub>FDP</sub>	V <sub>FDP</sub> terminal, V <sub>FDP</sub> =V <sub>DD</sub> -40V, Ceramic resonator:1MHz, All Segment/Timing output ON		10	15	mA

#### • AC characteristics 1

(V<sub>DD</sub>=5.0V, V<sub>SS</sub>=0V, Ta=-40 to 85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Operating oscillation frequency	f <sub>XT</sub>	Fig. 1	0.8		3.5	MH <sub>Z</sub>
CR oscillation frequency *	$f_{CR}$	$Ta=25^{\circ}C$ $R_{f}=27k\Omega$	0.85	1	1.15	MHz
External clock Input Rise time, Fall time	$t_{CLH}, t_{CLL}$	Fig. 2			250 *)	ns
Serial input data setup time	t <sub>SIS</sub>	Fig. 2	35			ns
Serial input data hold time	t <sub>SIH</sub>	Fig. 2	35			ns
Serial clock frequency	f <sub>SCK</sub>	Fig. 3			1.5	$MH_Z$
Serial clock interval time	t <sub>SCI</sub>	Fig. 3	10			μs
Reset palse width	t <sub>RSTb</sub>	Fig. 4	10			μs
Power rise time	t <sub>R</sub>	Fig. 5	0.05		10	ms

\*) Noises on SCK during rise time or fall time may cause malfunctions. Testing samples in the application is recommended.

• DC characteristics 2

			$V_{DD}=3.3V_{e}$	V <sub>SS</sub> =0V,	Ta=-40 to	85°C)
PARAMETER	SYMBOL		MIN	TYP	MAX	UNIT
Operating voltage	V <sub>DD</sub>	V <sub>DD</sub> terminal	3.0		3.6	V
"H" level input voltage	V <sub>IH</sub>	XT, RSTb, CSb, SCK, SI terminals	$0.8V_{DD}$			v
"L" level input voltage	V <sub>IL</sub>				$0.2V_{DD}$	•
Input off leak current	I <sub>IZ</sub>	CSb, SCK, SI terminals V <sub>DD</sub> =3.6V, V <sub>I</sub> =0 or 3.6V			±1	μΑ
Display output current	I <sub>OH</sub>		-2	-4		mA
Display output current	IOH	$\begin{array}{ccc} T_0 \text{ to } T_{13} & V_{OH} = V_{DD} - 1.5V \\ \text{terminals} & \end{array}$	-4.5	-9		mA
Pull-up resistance	R <sub>UR</sub>	RSTb terminal, Ta=25°C, V <sub>I</sub> =V <sub>SS</sub>	100		280	kΩ
Pull-down resistance	R <sub>DST</sub>	$S_0$ to $S_{15}$ , $T_0$ to $T_{13}$ terminals, $Ta=25^{\circ}C$ $V_1=V_{DD}$ , $V_{FDP}=V_{DD}-40V$	60		160	kΩ
Logic operating current	I <sub>SS</sub>	V <sub>SS</sub> terminal, All Segment/Timing output terminals open, RSTb terminal open, Ceramic resonator:1MHz, All Segment output OFF and All Timing output OFF		0.8	1.5	mA
Display operating current	I <sub>FDP</sub>	V <sub>FDP</sub> terminal, V <sub>FDP</sub> =V <sub>DD</sub> -40V, Ceramic resonator:1MHz, All Segment/Timing output ON		10	15	mA


• AC characteristics 2

			$(V_{DD}=3)$	.3V, V <sub>SS</sub> =0V,	Ta=-40 to	85°C)
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Operating oscillation frequency	f <sub>XT</sub>	Fig. 1	0.8		2	MH <sub>Z</sub>
CR oscillation frequency *	$\mathbf{f}_{\mathrm{CR}}$	Ta=25°C R <sub>f</sub> =18k $\Omega$	0.85	1	1.15	MHz
External clock Input Rise time, Fall time	t <sub>CLH</sub> , t <sub>CLL</sub>	Fig. 2			250 *)	ns
Serial input data setup time	t <sub>SIS</sub>	Fig. 2	70			ns
Serial input data hold time	t <sub>SIH</sub>	Fig. 2	70			ns
Serial clock frequency	f <sub>SCK</sub>	Fig. 3			0.8	MH <sub>Z</sub>
Serial clock interval time	t <sub>SCI</sub>	Fig. 3	10			μs
Reset palse width	t <sub>RSTb</sub>	Fig. 4	20			μs
Power rise time	t <sub>R</sub>	Fig. 5	0.05		5	ms

\*) Noises on SCK during rise time or fall time may cause malfunctions. Testing samples in the application is recommended.

\* Relation between external resistor (R<sub>f</sub>) and oscillation frequency (f<sub>CR</sub>).

The frequency can be adjusted by the selection of external resistor  $R_f$ , as shown in " $R_f$  vs  $f_{CR}$ ". Refer to circuit example of "**■ APPLICATION CIRCUIT** (b) CR oscillation".



This graph shows a reference characteristic, and this performance is not guaranteed.




Fig. 2






Fig. 3








New Japan Radio Co., Ltd.

# ■ APPLICATION CIRCUIT

(a) Ceramic Resonator Oscillation



(b) Ceramic Resonator Oscillation

