New Product

Vishay Siliconix

Single-Ended Bus Transceiver

FEATURES

- Operating Power Supply Range 6 V ≤ V_{BAT} ≤ 36 V
- Reverse Battery Protection Down to V_{BAT} ≥ -24 V
- Standby Mode With Very Low Current Consumption I_{BAT(SB)} = 1 μA @ V_{DD} = 0.5 V
- Low Quiescent Current in OFF Condition I_{BAT} = 120 μA and $I_{DD} \le 10 \ \mu A$
- ISO 9141 Compatible

- Overtemperature Shutdown Function For K Output
- Defined K Output OFF for Open V_{BAT} or GND
- Defined Receive Output Status for Open K Input
- · Defined K Output OFF for TX Input Open
- · Open Drain Fault Output
- 2-kV ESD
- Typical Transmit Speeds of 200 kBaud

DESCRIPTION

The Si9241AEY is a monolithic bus transceiver designed to provide bidirectional serial communication in automotive diagnostic applications.


The device incorporates protection against overvoltages and short circuits to V_{BAT} . The transceiver pin is protected and can be driven beyond the V_{BAT} voltage.

The Si9241AEY is built on the Siliconix BiC/DMOS process. An epitaxial layer prevents latchup.

The RX output is capable of driving CMOS or 1 LSTTL load.

The Si9241AEY is available in a space efficient 8-pin SO package. It operates reliably over the automotive temperature range (-40 to 125°C).

PIN CONFIGURATION AND FUNCTIONAL BLOCK DIAGRAM




Vishay Siliconix

New Product



OUTPUT TABLE AND STATE DIAGRAMS



Note: Over Temp is an internal condition, not meant to be a logic signal.

Inputs		State Variable		Output Table			
CS	TX	Α	В	RX	RX K FAULT		Comments
0	0	1	1	0	0	1	
0	1	1	1	1	1	1	
Х	Х	0	1	K	HiZ	0	Over Temp
0	Х	1	0	K	HiZ	0	Short Circuit
1	Х	1	1	0	0	1	Receive Mode
1	Х	1	1	1	1	1	
X = "1" or "0"							

X = "1" or "0" HiZ = High Impedance State

ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to Ground	Voltage on V _{DD}
Voltage On V _{BAT} 45 V	K Pin Only, Short Circuit Duration (to V_{BAT} or GND) Continuous
Voltage K16 V to (V _{BAT} + 1 V)	Operating Temperature (T _A)40 to 125°C
Voltage Difference V _(VBAT, K) 55 V	Junction and Storage Temperature55 to 150°C
Voltage or Max. Current On Any Pin	Thermal Resistance Θ_{JA}
(Except V _{BAT} , K)0.3 V to (V _{DD} + 0.3 V) or 10 mA	•

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE

Voltage Referenced to Ground	K
V _{DD}	Digital Inputs
V _{BAT}	

SPECIFICATIONS									
		Test Conditions Unless Otherwise Specified		Limits E Suffix: -40 to 125°C					
Parameter Symbol		$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ $V_{BAT} = 6 \text{ to } 36 \text{ V}$	Temp a	Min ^b	Турс	Max ^b	Unit		
Transmitter And Logic Le	Transmitter And Logic Levels								
CS, TX Input Low Voltage	V_{ILT}		Full			1.5	V		
CS, TX Input High Voltage	V_{IHT}		Full	3.5			l v		
TX Input Capacitance ^d	C _{INT}		Full			10	pF		
CS, TX Input Pull-up Resistance	R _{TX} , R _{CS}	$V_{DD} = 5.5 \text{ V}, \text{ TX or } \overline{CS} = 1.5 \text{ V}, 3.5 \text{ V}$	Full	10	20	40	kΩ		
K Transmit	•		=	•	•	•			
		R_L = 510 Ω ±5%, V_{BAT} = 6 to 18 V	Full			0.2 V _{BAT}			
K Output Low Voltage	V_{OLK}	$R_L = 1 \text{ k}\Omega \pm 5\%$, $V_{BAT} = 16 \text{ to } 36 \text{ V}$	Full			0.2 V _{BAT}			
		$R_L = 510 \ \Omega \pm 5\%, \ V_{BAT} = 4.5 \ V$	Full			1.2	V		
K Output High Voltage	V	R_L = 510 Ω ±5% , V_{BAT} = 4.5 to 18 V	Full	0.95 V _{BAT}					
K Output High Voltage	V _{OHK}	$R_L = 1 \text{ k}\Omega \pm 5\%$, $V_{BAT} = 16 \text{ to } 36 \text{ V}$	Full	0.95 V _{BAT}					
K Rise, Fall Times	t _r , t _f	See Test Circuit	Full			9.6	μs		



New Product

Vishay Siliconix

SPECIFICATIONS		I						Т
		Test Conditions Unless Otherwise Specified $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ $V_{BAT} = 6 \text{ to } 36 \text{ V}$		Temp	Limits E Suffix: -40 to 125°C			
Parameter	Symbol				Min ^b	Турс	Max ^b	Unit
K Output Sink Resistance	Rsi	CS = 0 V, TX = 0 V		Full			110	Ω
K Output Capacitance ^d	Co	00	= 0 V, 1X = 0 V	Full			20	pF
Receiver								
K Input Low Voltage	V_{ILK}			Full			0.35 V _{BAT}	
K Input High Voltage	V_{IHK}			Full	0.65 V _{BAT}			V
K Input Hysteresis ^{c, d}	V _{HYS}					0.05 V _{BAT}		
K Input Currents	I _{IHK}		$V_{ILK} = V_{BAT}$	Full			20	μA
RX Output Low Voltage	V_{OLR}	CS = 4 V	$V_{ILK} = 0.35 V_{BAT}$ $I_{OLR} = 1 mA$	Full			0.4	٧
RX Pull-up Resistance	R _{RX}			Full	5		20	kΩ
RX Turn On Delay	t _{d(on)}	$R_{L} = 510 \text{ k}\Omega \pm 5\%, \text{ V}_{BAT} = 6 \text{ to } 18 \text{ V}$ $C_{L} = 10 \text{ nF, See Test Circuit}$		Full		3	10	
TAX Turn On Delay		R_L = 1 k Ω ±5%, V_{BAT} = 16 to 36 V C_L = 4.7 nF, See Test Circuit		Full		3	10	μs
RX Turn Off Delay	t v ro	$R_L = 510 \text{ k}\Omega$ $C_L = 10$	$2 \pm 5\%$, $V_{BAT} = 6$ to 18 V nF, See Test Circuit	Full		3	10	ا ا
Tox Turn On Bellay	$t_{d(off)}$ $R_L = 1$ $C_L = 1$		₅ 5%, V _{BAT} = 16 to 36 V nF, See Test Circuit	Full		3	10	
Supplies	_	a		_				
Bat Supply Current On	I _{BAT(on)}	$\overline{\text{CS}} = \text{TX} = 0 \text{ V}, \text{ V}_{\text{BAT}} \le 16 \text{ V}$		Full		1.2	3	mA
Bat Supply Current Off	I _{BAT(off)}	$\overline{\text{CS}}$ = High, $V_{\text{BAT}} \le 12 \text{ V, TX} = \text{High}^{\text{f}}$		Full		120	220	μA
Bat Supply Current Standby	I _{BAT(SB)}	$V_{DD} \le 0.5 \text{ V}, V_{BAT} \le 12 \text{ V}$		Full		<1	10	μ, ,
Logic Supply Current On	I _{DD(on)}	V _{DD} ≤ 5.5 V, TX = 0 V		Full		1.4	2.3	mA
Logic Supply Current Off	I _{DD(off)}	$\overline{\text{CS}} = \text{High, V}_{\text{BAT}} \le 12 \text{ V, TX} = \text{High}^{\text{f}}$		Full			10	μA
Miscellaneous	1	1			•		1	
TX Transmit Baud Rate	BR _T	$R_L = 510 \Omega, C_L = 10 nF$		Full	10.4			kBa
RX Receive Baud Rate ^c	BR _R	$6 \text{ V} < \text{V}_{\text{BAT}} < 16 \text{ V}, \text{C}_{\text{RX}} = 20 \text{ pF}$		Full		200		d
Transmission Frequency	f _{K-RXK}	$6 \text{ V} < \text{V}_{\text{BAT}} < 16 \text{ V}, \text{R}_{\text{K}} = 510 \Omega$ $\text{C}_{\text{K}} \le 1.3 \text{ nF}$		Full	50	200		kHz
Fault Output Low Voltage	V_{OLF}	$\overline{\text{CS}} = \text{T}_{\text{X}} = 0 \text{ V, K} = \text{V}_{\text{BAT}}, \text{I}_{\text{OLF}} = 1 \text{ mA}$		Full			0.4	V
CS Minimum Pulse Width ^{d, e}	t _{cs}			Full	1			μs
Over Temperature Shutdown ^d	r Temperature Shutdown ^d T _{SHUT} Temperature Rising			160	180		_	
Temperature Shutdown Hysteresis ^c	T _{HYST}					30		°C

Notes


- a. Room = 25° C, Cold and Hot = as determined by the operating temperature suffix.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. Guaranteed by design, not subject to production test.
- e. Minimum pulse width to reset a fault condition.
- f. High referes to Logic High and Low refers to Logic Low.

Vishay Siliconix

New Product



PIN CONFIGURATION



ORDERING INFORMATION					
Part Number	Temperature Range				
Si9241AEY	-40 to 125°C				

PIN DESCRIPTION					
Pin Number	Symbol	Description			
1	V_{DD}	Positive Power Supply			
2	TX	Transmit, Input			
3	CS	Chip Select, Input			
4	FAULT	Fault, Open Drain Output			
5	GND	Ground Connection			
6	K	Transmit/Receive, Bidirectional			
7	V _{BAT}	Battery Power Supply			
8	RX	Receiver, Output			

FUNCTIONAL DESCRIPTION

The Si9241AEY can be either in transmit or receive mode and it contains over temperature, short circuit and open V_{BAT} fault detection circuits.

The voltage on K is internally compared to $V_{BAT/2}$. If the voltage on the K pin is less than $V_{BAT/2}$ then RX output will be "low." If the voltage on the K pin is greater than $V_{BAT/2}$ then RX output will be "high."


In order to be in transmit mode, $\overline{\text{CS}}$ must be set "low." When $\overline{\text{CS}}$ and TX are set "low" the internal MOSFET will turn on, causing the K pin to be "low." In the transmit mode, the processor monitors RX and TX. When the two mirror each other there is no fault. In the event of over temperature, short circuit to V_{BAT} or open V_{BAT} , the Si9241AEY will turn off the K

output to protect the IC and the external open drain \overline{FAULT} pin will be asserted. The K pin will stay in high impedance and RX will follow the K pin. The fault will be reset when \overline{CS} is toggled high. RX, \overline{CS} and TX pins have an internal pull up resistor to V_{DD} while the K pin has internal pull down resistors. When any one of the TX, V_{BAT} or GND pins is open the K output is off.

When $\overline{\text{CS}}$ is set "high" the Si9241AEY is in receive mode and the internal MOSFET for the K pin is turned off. The RX output will follow the K pin. If $\overline{\text{CS}}$ is "low" while the IC is receiving data, an incorrect fault signal will occur.

To inhibit the short detect, tie $\overline{\text{CS}}$ and TX together.

TEST CIRCUIT AND TIMING DIAGRAMS (TRANSMIT ONLY)



APPLICATION CIRCUIT

