

CMOS 16-bit Single Chip Microcomputer


Description

The CXP913040 is a CMOS 16-bit microcomputer integrating on a single chip an A/D converter, serial interface with an incorporated buffer RAM, high-precision timing pattern generation function, pulse cycle measurement circuit, PWM generator, general-purpose prescaler, vertical sync separation circuit, and a measurement circuit which measures the signals of capstan FG, drum FG/PG, reel FG and other servo systems with high precision, as well as basic configurations like a 16-bit CPU, ROM, RAM, and I/O port.

This LSI also provides sleep/stop modes that enable lower power consumption.

Features


- An efficient instruction set as a controller
 - Direct addressing, numerous abbreviated forms, multiplication and division instructions
- Instruction sets for C language and RTOS
 - Highly quadratic instruction system, general-purpose register of 16-bit \times 8-pin \times 16-bank configuration
- Minimum instruction cycle time 100ns at 20MHz operation
- Incorporated ROM capacity 160K bytes
- Incorporated RAM capacity 6144 bytes
- Peripheral functions
 - A/D converter 8-bit 12-channel successive approximation system, automatic scanning function, 8-stage (soft) + 4-stage (hard) FIFO for conversion results (Conversion time: 20 μ s at 20MHz)
 - Serial interface Buffer RAM (128 bytes, supports high-speed transfer mode), 3 channels
 - Timers 8-bit timer/counter + 8-bit timer (with timing output), 1 channel
 - High-precision timing pattern generator 16-bit capture timer/counter (with timing output), 1 channel
 - PWM/DA gate output 16-bit timer, 4 channels
 - Servo input control PPG for 27 pins, 42 stages (max.)
 - VSYNC separator PPG for 16 pins, 16 stages (max.)
 - FRC capture unit RTG for 5 pins, 3 channels
 - PWM output PWM for 14 bits, 2 channels
 - General-purpose prescaler (Repetitive frequency of 39.1kHz, 20MHz)
 - Pulse cycle measurement circuit DA gate pulse for 14 bits, 2 channels
 - Capstan FG, drum FG/PG, reel FG
- General-purpose I/O
 - (max.; when all multi-purpose pins are used as general-purpose I/O.)
- Interruption
 - 28 factors, 28 vectors, multi-interruption and priority selection possible
 - Sleep/stop
- Standby mode
- Package
 - 100-pin plastic LQFP
- Piggy/evaluation chip
 - CXP913000 100-pin ceramic LQFP




Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram

Pin Configuration (Top View)

Note) 1. Vss (Pins 13, 39, 70 and 88) must be connected to GND.
 2. VDD (Pins 42, 86 and 87) must be connected to VDD.

Pin Description

Symbol	I/O	Functions		
PA0/PPO000 /PPO100 to PA7/PPO007 /PPO107	Output / Real time output / Real time output	(Port A) 8-bit output port. Data is gated with PPO0 and PPO1 contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG0, PPG1) output. Functions as high-precision real-time pulse output port. (PPG0 19 pins, PPG1 10 pins)	
PB0/PPO008 /PPO108 PB1/PPO009 /PPO109	Output / Real time output / Real time output	(Port B) 8-bit output port. Data is gated with PPO0 and PPO1 contents by OR-gate and they are output. (8 pins)		
PB2/PPO010 to PB7/PPO015	Output / Real time output	(Port C) 8-bit I/O port. I/O can be specified by bit unit. Data is gated with PPO0 or RTO contents by OR-gate and they are output. (8 pins)		
PC0/PPO016 to PC2/PPO018	Output / Real time output	(Port D) 8-bit I/O port. I/O can be specified by bit unit. Standby release input function can also be specified by bit unit. Can drive 12mA sink current when V _{DD} = 5V. (8 pins)		
PC3/RTO0 to PC7/RTO4	Output / Real time output	(Port E) 8-bit I/O port. I/O can be specified by bit unit. Can drive 12mA sink current when V _{DD} = 5V. (8 pins)	Real-time pulse generator (RTG) output. Functions as high-precision real-time pulse output port. (5 pins)	
PD0 to PD7	I/O	(Port F) 8-bit port. Lower 4 bits are for input; upper 4 bits are for output. (8 pins)	External event input for timer/counter. (2 pins)	
PE0 to PE7	I/O		Input to request external interruption. Active at the falling edge. (2 pins)	Input to request non-maskable interruption. Active at the falling edge. External capture input for 16-bit timer/counter.
PF0/ <u>EC0</u> / INT0	Input / Input / Input		Serial chip select (CH1) input.	
PF1/ <u>EC2</u> / INT1	Input / Input / Input		Input to request external interruption. Active at the falling edge.	
PF2/ <u>CS1</u> / NMI/CINT	Input / Input / Input / Input		Serial data (CH1) input.	
PF3/SI1/ <u>INT2</u>	Input / Input / Input		Serial data (CH1) output.	
PF4/SO1	Output / Output		Serial data (CH1) I/O.	
PF5/SCK1	Output / I/O		8-bit timer/counter output.	
PF6/T1	Output / Output		16-bit capture timer/counter output.	
PF7/T2	Output / Output			

Symbol	I/O	Functions	
PG0/PWM0	Output / Output	(Port G) 8-bit port. Lower 6 bits are for output; upper 2 bits are for input. (8 pins)	14-bit PWM output. (4 pins)
PG1/PWM1	Output / Output		DA gate pulse output. (2 pins)
PG2/PWM2	Output / Output		Reel FG input. (2 pins)
PG3/PWM3	Output / Output		
PG4/DA0	Output / Output		
PG5/DA1	Output / Output		
PG6/RFG0	Input / Input		
PG7/RFG1	Input / Input		
PH0/EXI0	Input / Input	(Port H) 8-bit input port. (8 pins)	External input for FRC capture unit. (2 pins)
PH1/EXI1	Input / Input		Composite sync signal input. (2 pins)
PH2/ SYNC0/PMI	Input / Input / Input		Pulse input for pulse cycle measurement circuit.
PH3/SYNC1	Input / Input		Mask input for pulse cycle measurement circuit.
PH4/PMSK	Input / Input		Drum PG input.
PH5/DPG	Input / Input		Drum FG input.
PH6/DFG	Input / Input		
PH7/CFG	Input / Input		Capstan FG input.
SCK0	I/O	Serial clock (CH0) I/O.	
SO0	Output	Serial data (CH0) output.	
SI0	Input	Serial data (CH0) input.	
CS0	Input	Serial chip select (CH0) input.	
PI0/SI2	I/O / Input	(Port I) 8-bit port. Lower 4 bits are for I/O; upper 4 bits are for input. Lower 4 bits can be specified by bit unit. (8 pins)	Serial data (CH2) input.
PI1/SO2	I/O / Output		Serial data (CH2) output.
PI2/SCK2	I/O / I/O		Serial clock (CH2) I/O.
PI3/CS2/PO	I/O / Input / Output		Serial chip select (CH2) input. General-purpose prescaler output.
PI4/PCK/ OSCI	Input / Input / Input		General-purpose prescaler external clock input. Connects a crystal for general-purpose prescaler clock oscillation. (Mask option)
PI5/OSCO	Input / Output		
PI6/XOUT	Input / Output		Clock output from clock generator or general-purpose prescaler.
PI7/AN0	Input / Input		
AN1 to AN3	Input		
PJ0/AN4 to PJ7/AN11	I/O / Input	(Port J) 8-bit I/O port. I/O can be specified by bit unit. Standby release input function can also be specified by bit unit. (8 pins)	Analog input for A/D converter. (12 pins)






Symbol	I/O	Functions
EXTAL	Input	Connects a crystal for system clock oscillation. When the clock is supplied externally, input it to EXTAL and input an opposite phase clock to XTAL.
XTAL	Output	
RST	I/O	System reset. Active at "L" level.
AV _{DD}		Positive power supply for A/D converter.
AV _{REF}	Input	Reference voltage input for A/D converter.
AV _{ss}		A/D converter GND.
V _{DD}		Positive power supply. All three V _{DD} pins must be connected to the positive power supply.
V _{ss}		GND. All four V _{ss} pins must be connected to GND.

I/O Circuit Format for Pins

Pin	Circuit format	When reset
PA0/PPO000/ PPO100 to PA7/PPO007/ PPO107 PB0/PPO008/ PPO108 to PB1/PPO009/ PPO109 10 pins	<p>Port A</p> <p>Port B</p> <p>PPO0 data</p> <p>PPO1 data</p> <p>Port A or Port B data</p> <p>Data bus</p> <p>RD</p> <p>Output becomes active from Hi-Z by writing data to port register.</p>	
PB2/PPO010 to PB7/PPO015 6 pins	<p>Port B</p> <p>PPO0 data</p> <p>Port B data</p> <p>Data bus</p> <p>RD</p> <p>Output becomes active from Hi-Z by writing data to port register.</p>	Hi-Z
PC0/PPO016 to PC2/PPO018 PC3/RTO0 to PC7/RTO4 8 pins	<p>Port C</p> <p>PPO0 or RTO data</p> <p>Port C data</p> <p>"0" when reset</p> <p>Port C direction</p> <p>Data bus</p> <p>RD (Port C)</p> <p>Input protection circuit</p> <p>(Every bit)</p>	Hi-Z
PD0/KS0 to PD7/KS7 8 pins	<p>Port D</p> <p>Port D data</p> <p>"0" when reset</p> <p>Port D direction</p> <p>Data bus</p> <p>RD</p> <p>Standby release</p> <p>Port D standby release data</p> <p>Edge detection</p> <p>* Large current drive transistor</p>	Hi-Z

Pin	Circuit format	When reset
PE0 to PE7 8 pins	<p>Port E</p> <p>Port E data</p> <p>"0" when reset</p> <p>Port E direction</p> <p>(Every bit)</p> <p>Data bus</p> <p>RD</p> <p>* Large current drive transistor</p>	Hi-Z
PF0/EC0/INT0 PF1/EC2/INT1 PF3/SI1/INT2 3 pins	<p>Port F</p> <p>Schmitt trigger input</p> <p>Interrupt circuit and timer/counter or SIO</p> <p>Data bus</p> <p>RD (Port F)</p>	Hi-Z
PF2/CS1/ NMI/CINT 1 pin	<p>Port F</p> <p>"0" when reset</p> <p>Port F function selection</p> <p>Schmitt trigger input</p> <p>Interrupt circuit</p> <p>Timer/counter or SIO</p> <p>Data bus</p> <p>RD (Port F)</p>	Hi-Z
PF4/SO1 1 pin	<p>Port F</p> <p>"0" when reset</p> <p>Port F function selection</p> <p>SO1 from SIO</p> <p>Port F data</p> <p>MPX</p> <p>Hi-Z control</p> <p>Data bus</p> <p>RD (Port F)</p>	Hi-Z

Pin	Circuit format	When reset
PF5/SCK1 1 pin	<p>Port F</p> <p>"0" when reset</p> <p>Internal serial clock from SIO → MPX</p> <p>Port F data → MPX</p> <p>Data bus ← RD (Port F)</p> <p>Schmitt trigger input → SIO</p>	Hi-Z
PF6/T1 PF7/T2 2 pins	<p>Port F</p> <p>"0" when reset</p> <p>Timer/counter → MPX</p> <p>"1" when reset</p> <p>Port F data → MPX</p> <p>Data bus ← RD (Port F)</p>	"H" level
PG0/PWM0 PG1/PWM1 PG2/PWM2 PG3/PWM3 PG4/DA0 PG5/DA1 6 pins	<p>Port G</p> <p>"0" when reset</p> <p>DA gate output or PWM output → MPX</p> <p>Port G data → MPX</p> <p>Data bus ← RD (Port G)</p>	Hi-Z
PG6/RFG0 PG7/RFG1 2 pins	<p>Port G</p> <p>Schmitt trigger input</p> <p>IP → Servo circuit</p> <p>IP → Data bus</p> <p>RD (Port G)</p>	Hi-Z
PH0/EXI0 PH1/EXI1 PH2/SYNC0/PMI PH3/SYNC1 PH4/PMSK PH5/DPG PH6/DFG PH7/CFG 8 pins	<p>Port H</p> <p>Schmitt trigger input</p> <p>IP → Servo circuit</p> <p>IP → Data bus</p> <p>RD (Port H)</p> <p>Note) PH2/SYNC0/PMI and PH3/SYNC1 can select CMOS Schmitt trigger input or TTL Schmitt trigger input with the mask option.</p>	Hi-Z

Pin	Circuit format	When reset
<u>CS0</u> SIO 2 pins	Schmitt trigger input 	Hi-Z
SO0 1 pin		Hi-Z
<u>SCK0</u> 1 pin	Internal serial clock from SIO SCK0 output enable External serial clock to SIO Schmitt trigger input 	Hi-Z
PI0/SI2 1 pin	Port I "0" when reset Port I direction (Every bit) Data bus RD (Port I) SIO Schmitt trigger input 	Hi-Z
PI1/SO2 PI2/SCK2 2 pins	Port I "0" when reset Port I function selection Port I data SIO SIO "0" when reset Port I direction Data bus RD (Port I) SIO (PI2 only) Schmitt trigger input Note) Only PI2 is Schmitt trigger input. 	Hi-Z

Pin	Circuit format	When reset
PI3/CS2/PO 1 pin	<p>Port I</p> <p>"0" when reset → Port I function selection</p> <p>General-purpose prescaler → MPX</p> <p>Port I data</p> <p>"0" when reset → Port I direction</p> <p>Data bus ← RD (Port I)</p> <p>SIO ← Schmitt trigger input</p>	Hi-Z
PI4/PCK/OSCI PI5/OSCO 2 pins	<p>Port I</p> <p>"0" when reset → Port I function selection</p> <p>OSCI → IP → General-purpose prescaler</p> <p>OSCO</p> <p>Fig. 1.</p> <p>PI4/PCK or PI5 → IP → General-purpose prescaler</p> <p>RD (Port I)</p> <p>Data bus</p> <p>Fig. 2.</p> <p>Note) The circuit format in Fig. 1 or Fig. 2 can be selected with the mask option.</p>	Oscillation
PI6/XOUT 1 pin	<p>Port I</p> <p>"0" when reset → Port I function selection</p> <p>Clock generator → MPX</p> <p>General-purpose prescaler → MPX</p> <p>Data bus ← RD (Port I)</p>	Hi-Z

Pin	Circuit format	When reset
PI7/AN0 1 pin	<p>Port I</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>Port I function selection</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port I)</p>	Hi-Z
AN1 to AN3 3 pins	<p>Input multiplexer</p> <p>A/D converter</p>	Hi-Z
PJ0/AN4/KS8 to PJ7/AN11/KS15 8 pins	<p>Port J</p> <p>Port J data</p> <p>Port J direction</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port J)</p> <p>Standby release</p> <p>Port J input selection</p> <p>"0" when reset</p> <p>Input multiplexer</p> <p>A/D converter</p>	Hi-Z
EXTAL XTAL 2 pins	<p>Stop signal</p> <p>EXTAL</p> <p>IP</p> <p>XTAL</p> <ul style="list-style-type: none"> Diagram shows circuit composition during oscillation. Feedback resistor is removed during stop mode. 	Oscillation
\overline{RST} 1 pin	<p>Mask option</p> <p>Pull-up resistor</p> <p>Schmitt trigger input</p> <p>OP</p> <p>IP</p> <p>Emulator (CXP913000 only)</p>	"L" level

Absolute Maximum Ratings(V_{ss} = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	−0.3 to +7.0	V	
	A _{VDD}	A _{Vss} to +7.0 ^{*1}	V	
	A _{Vss}	−0.3 to +0.3	V	
Input voltage	V _{IN}	−0.3 to +7.0 ^{*2}	V	
Output voltage	V _{OUT}	−0.3 to +7.0 ^{*2}	V	
High level output current	I _{OH}	−5	mA	
High level total output current	ΣI _{OH}	−50	mA	Total for all output pins
Low level output current	I _{OL}	15	mA	All pins excluding large current output pins
	I _{OLC}	20	mA	Large current output pins ^{*3}
Low level total output current	ΣI _{OL}	130	mA	Total for all output pins
Operating temperature	T _{opr}	−20 to +75	°C	
Storage temperature	T _{stg}	−55 to +150	°C	
Allowable power dissipation	P _D	380	mW	

^{*1} A_{VDD} and V_{DD} must be the same voltage.^{*2} V_{IN} and V_{OUT} must not exceed V_{DD} + 0.3V.^{*3} N-ch transistors of PD and PE output ports are the large current drive transistors.

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(V_{ss} = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	2.7	5.5	V	Guaranteed operation range for high-speed mode (1/2 frequency dividing clock)
		2.7	5.5	V	Guaranteed operation range for low-speed mode (1/16 frequency dividing clock)
		2.5	5.5	V	Guaranteed data hold range during stop mode
Analog voltage	A _{VDD}	2.7	5.5	V	*1
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2
	V _{IHS}	0.8V _{DD}	V _{DD}	V	CMOS Schmitt trigger input*3
	V _{IHTS}	2.2	V _{DD}	V	TTL Schmitt trigger input*4, *7
	V _{IHEX}	V _{DD} – 0.4	V _{DD} + 0.3	V	EXTAL*5
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*2
			0.2V _{DD}	V	*2, *6
	V _{IILS}	0	0.2V _{DD}	V	CMOS Schmitt trigger input*3
	V _{IILTS}	0	0.8	V	TTL Schmitt trigger input*4, *7
Operating temperature	T _{opr}	–20	+75	°C	

*1 A_{VDD} and V_{DD} must be the same voltage.

*2 PC, PD, PE, PI1, PI3 to PI7, PJ for normal input port

*3 CS0, SI0, SCK0, RST, PF0/EC0/INT0, PF1/EC2/INT1, PF2/CS1/NMI/CINT, PF3/SI1/INT2, PF5/SCK1, PG6/RFG0, PG7/RFG1, PH (PH2 and PH3 when CMOS Schmitt trigger input is selected with the mask option), PI0/SI2, PI2/SCK2.

*4 PH2 and PH3 (when TTL Schmitt trigger input is selected with the mask option).

*5 Specified only during external clock input.

*6 When the supply voltage (V_{DD}) is within the range of 2.7 to 3.6V.

*7 When the supply voltage (V_{DD}) is within the range of 4.5 to 5.5V.

DC Characteristics

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PE, PF6 to PF7, PG0 to PG5, PI0, PI3, PI6, PJ	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V
			V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V
			V _{DD} = 2.7V, I _{OH} = -0.15mA	2.4			V
			V _{DD} = 2.7V, I _{OH} = -0.5mA	2.0			V
		PF4, PF5, PI1, PI2, <u>SO0</u> , SCK0	V _{DD} = 4.5V, I _{OH} = -4.0mA	3.6			V
			V _{DD} = 3.0V, I _{OH} = -4.0mA	2.0			V
Low level output voltage	V _{OL}	PA to PC, PF4 to PF7, PG0 to PG5, PI0 to PI3, PI6, PJ, <u>SO0</u> , SCK0, RST ^{*1}	V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V
			V _{DD} = 2.7V, I _{OL} = 1.2mA			0.3	V
			V _{DD} = 2.7V, I _{OL} = 1.6mA			0.5	V
		PD, PE	V _{DD} = 4.5V, I _{OL} = 12.0mA			1.5	V
			V _{DD} = 2.7V, I _{OL} = 5.0mA			1.0	V
Input current	I _{IHE}	EXTAL	V _{DD} = 5.5V, V _{IH} = 5.5V	0.5		40	µA
	I _{IHE}		V _{DD} = 3.6V, V _{IH} = 3.6V	0.3		20	µA
	I _{ILE}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	µA
	I _{ILE}		V _{DD} = 3.6V, V _{IL} = 0.3V	-0.3		-20	µA
	I _{IIR}	<u>RST</u> ^{*2}	V _{DD} = 5.5V, V _{IL} = 0.4V	-1.5		-400	µA
	I _{IIR}		V _{DD} = 3.6V, V _{IL} = 0.3V	-0.9		-200	µA
I/O leakage current	I _{Iz}	PA to PJ, AN1 to AN3, <u>CS0</u> , SI0, SO0, SCK0, <u>RST</u> ^{*2}	V _{DD} = 5.5V, V _I = 0, 5.5V			±10	µA
	I _{Iz}		V _{DD} = 3.6V, V _I = 0, 3.6V			±10	µA
Supply current ^{*3}	I _{DD} ^{*4}	V _{DD} , V _{SS}	20MHz crystal oscillation (C ₁ = C ₂ = 10pF), V _{DD} = 5V ± 10%		40	65	mA
	I _{DD} ^{*4}		20MHz crystal oscillation (C ₁ = C ₂ = 10pF), V _{DD} = 3.3V ± 0.3V		22	40	mA
	I _{DD} ^{*4}		20MHz crystal oscillation (C ₁ = C ₂ = 10pF), V _{DD} = 5V ± 10%, Sleep mode		8	14	mA
	I _{DDS1} ^{*5}	V _{DD} , V _{SS}	20MHz crystal oscillation (C ₁ = C ₂ = 10pF), V _{DD} = 3.3V ± 0.3V, Sleep mode		4.5	8	mA
	I _{DDS1} ^{*5}		V _{DD} = 5.5V, Stop mode			10	µA
	I _{DDS2}		V _{DD} = 3.6V, Stop mode			10	µA
Input capacitance	C _{IN}	Pins other than V _{DD} , V _{SS} , AV _{DD} , AV _{SS}	Clock 1MHz 0V for all pins excluding measured pins		10	20	pF

*1 \overline{RST} is specified only in evaluation mode.

*2 In \overline{RST} , the input current is specified when pull-up resistor is selected; the leakage current is specified when no resistor is selected.

*3 When all output pins are open.

*4 When the upper two bits (CPU clock selected) of the clock control register (CLC: 0002FEh) are set to "00" and the LSI is operated in high-speed mode (1/2 frequency dividing clock).

*5 When the clock generator output is not selected at PI6.

AC Characteristics

(1) Clock timing

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
System clock frequency	fc	XTAL, EXTAL	Fig. 1, Fig. 2	VDD = 5.0V ± 10%	1	20 MHz
				VDD = 3.0V ± 10%	1	20 MHz
System clock input pulse width	txH, txL	EXTAL	Fig. 1, Fig. 2 External clock drive	VDD = 5.0V ± 10%	20	ns
				VDD = 3.0V ± 10%	20	ns
System clock input rise time, fall time	tCR, tCF	EXTAL	Fig. 1, Fig. 2 External clock drive	VDD = 5.0V ± 10%	200	ns
				VDD = 3.0V ± 10%	200	ns
Event count input clock pulse width	tEH, tEL	PF0/ $\overline{EC0}$, PF1/EC2	Fig. 3	VDD = 5.0V ± 10%	t _{sys} + 50 ^{*1}	ns
				VDD = 3.0V ± 10%	t _{sys} + 100 ^{*1}	ns
Event count input clock rise time, fall time	tER, tEF	PF0/ $\overline{EC0}$, PF1/EC2	Fig. 3	VDD = 5.0V ± 10%	20	ms
				VDD = 3.0V ± 10%	20	ms

*1 t_{sys} indicates the three values below according to the upper two bits (CPU clock selected) of the clock control register (CLC: 0002FEh).

t_{sys} [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

Fig. 1. Clock timing




Fig. 2. Clock applied conditions





Fig. 3. Event count clock timing



(2) Serial interface (CH0, CH1, CH2)

(Ta = -20 to +75°C, Vss = 0V reference)


Item	Symbol	Pin	Conditions	Min	Max.	Unit
$\overline{CS} \downarrow \rightarrow \overline{SCK}$ delay time	t_{DCSK}	SCK0, SCK1, SCK2	Chip select transfer mode (SCK = output mode)	$V_{DD} = 5.0V \pm 10\%$		$t_{sys} + 200$
				$V_{DD} = 3.0V \pm 10\%$		$t_{sys} + 250$
$\overline{CS} \uparrow \rightarrow \overline{SCK}$ float delay time	t_{DCSKF}	SO0, SO1, SO2	Chip select transfer mode (SCK = output mode)	$V_{DD} = 5.0V \pm 10\%$		$t_{sys} + 200$
				$V_{DD} = 3.0V \pm 10\%$		$t_{sys} + 250$
$\overline{CS} \downarrow \rightarrow SO$ delay time	t_{DCSO}	SO0, SO1 SO2	Chip select transfer mode	$V_{DD} = 5.0V \pm 10\%$		$t_{sys} + 200$
				$V_{DD} = 3.0V \pm 10\%$		$t_{sys} + 250$
$\overline{CS} \uparrow \rightarrow SO$ float delay time	t_{DCSOF}	CS0, CS1 CS2	Chip select transfer mode	$V_{DD} = 5.0V \pm 10\%$		$t_{sys} + 200$
				$V_{DD} = 3.0V \pm 10\%$		$t_{sys} + 250$
CS high level width	t_{WHCS}	SCK0, SCK1 SCK2	Chip select transfer mode	$V_{DD} = 5.0V \pm 10\%$	$t_{sys} + 100$	
				$V_{DD} = 3.0V \pm 10\%$	$t_{sys} + 100$	
SCK cycle time	t_{KCY}	SCK0, SCK1, SCK2	Input mode	$V_{DD} = 5.0V \pm 10\%$	$2t_{sys} + 200$	
				$V_{DD} = 3.0V \pm 10\%$	$2t_{sys} + 200$	
			Output mode	$V_{DD} = 5.0V \pm 10\%$	16000/fc	
				$V_{DD} = 3.0V \pm 10\%$	16000/fc	
SCK high, low level width	$t_{KH},$ t_{KL}	SCK0, SCK1, SCK2	Input mode	$V_{DD} = 5.0V \pm 10\%$	$t_{sys} + 100$	
				$V_{DD} = 3.0V \pm 10\%$	$t_{sys} + 100$	
			Output mode	$V_{DD} = 5.0V \pm 10\%$	8000/fc - 50	
				$V_{DD} = 3.0V \pm 10\%$	8000/fc - 75	
SI input setup time (for $\overline{SCK} \uparrow$)	t_{SIK}	SI0, SI1, SI2	\overline{SCK} input mode	$V_{DD} = 5.0V \pm 10\%$	100	
				$V_{DD} = 3.0V \pm 10\%$	100	
			\overline{SCK} output mode	$V_{DD} = 5.0V \pm 10\%$	200 - t_{sys}	
				$V_{DD} = 3.0V \pm 10\%$	200 - t_{sys}	
SI input hold time (for $\overline{SCK} \uparrow$)	t_{KSI}	SI0, SI1, SI2	\overline{SCK} input mode	$V_{DD} = 5.0V \pm 10\%$	$t_{sys} + 100$	
				$V_{DD} = 3.0V \pm 10\%$	$t_{sys} + 100$	
			\overline{SCK} output mode	$V_{DD} = 5.0V \pm 10\%$	$t_{sys} + 100$	
				$V_{DD} = 3.0V \pm 10\%$	$t_{sys} + 100$	
$\overline{SCK} \downarrow \rightarrow SO$ delay time	t_{KSO}	SO0, SO1, SO2	\overline{SCK} input mode	$V_{DD} = 5.0V \pm 10\%$		$t_{sys} + 100$
				$V_{DD} = 3.0V \pm 10\%$		$t_{sys} + 150$
			\overline{SCK} output mode	$V_{DD} = 5.0V \pm 10\%$		50
				$V_{DD} = 3.0V \pm 10\%$		100
Minimum interval time	t_{INT}	SCK0, SCK1, SCK2	\overline{SCK} input mode	$V_{DD} = 5.0V \pm 10\%$	$2t_{sys} + 100$	
				$V_{DD} = 3.0V \pm 10\%$	$2t_{sys} + 125$	
			\overline{SCK} output mode	$V_{DD} = 5.0V \pm 10\%$	8000/fc - 50	
				$V_{DD} = 3.0V \pm 10\%$	8000/fc - 75	

Note 1) tsys indicates the three values below according to the upper two bits (CPU clock selected) of the clock control register CLC (address: 0002FEh).

tsys [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

Note 2) The load condition for the SCK output mode, SO output delay time is 150pF when V_{DD} = 5.0V ± 10% and 100pF when V_{DD} = 3.0V ± 10%.


Fig. 4. Serial interface CH0, CH1, CH2 timing



(3) A/D converter characteristics

(Ta = -20 to +75°C, V_{DD} = AV_{DD} = AV_{REF} = 2.7 to 5.5V, V_{SS} = AV_{SS} = 0V reference)

Item	Symbol	Pin	Conditions			Min.	Typ.	Max.	Unit
Resolution								8	Bits
Linearity error		Ta = 25°C	V _{DD} = AV _{DD} = 5.0V				±1.5	LSB	
			V _{DD} = AV _{DD} = 3.0V				±1.5		
Zero transition voltage	V _{ZT} *1		V _{DD} = AV _{DD} = 5.0V	-10	10	50	mV		
			V _{DD} = AV _{DD} = 3.0V	-10	5	35			
Full-scale transition voltage	V _{FT} *2		V _{DD} = AV _{DD} = 5.0V	4935	4975	5015	mV		
			V _{DD} = AV _{DD} = 3.0V	2955	2985	3015			
Conversion time	t _{CONV}					200t _{sys}			μs
Sampling time	t _{SAMP}					14t _{sys}			μs
Reference input voltage	V _{REF}		AV _{REF}			0.9AV _{DD}		AV _{DD}	V
Analog input voltage	V _{AN}	AN0 to AN11				0		AV _{REF}	V
AV _{REF} current	I _{REF}	AV _{REF}	Operation mode	V _{DD} = 5.5V		0.65	1.2	mA	
				V _{DD} = 3.6V		0.45	0.8		
	I _{REFS}	AV _{REF}	Sleep mode Stop mode	V _{DD} = 5.5V			10	μA	
				V _{DD} = 3.6V			10		

*1 V_{ZT}: Value at which the digital conversion value changes from 00h to 01h and vice versa.*2 V_{FT}: Value at which the digital conversion value changes from FEh to FFh and vice versa.**Note)** t_{sys} indicates the three values below according to the upper two bits (CPU clock selected) of the clock control register (CLC: 0002FEh).t_{sys} [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")**Fig. 5. Definition of A/D converter terms**

(4) Interruption and reset input (Ta = -20 to +75°C, V_{DD} = 2.7 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
External interruption high, low level width	t _{IH} , t _{IL}	<u>NMI</u> <u>INT0</u> <u>INT1</u> <u>INT2</u> PD0 to PD7		1		μs
Reset input low level width	t _{RSL}	<u>RST</u>		6t _{sys} *1		μs

*1 t_{sys} indicates the three values below according to the upper two bits (CPU clock selected) of the clock control register (CLC: 0002FEh).

t_{sys} [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

Fig. 6. Interruption input timing





Fig. 7. RST input timing




(5) General-purpose prescaler

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit		
External clock input frequency	f_{PCK}	PCK		$V_{DD} = 5.0V \pm 10\%$		12	MHz		
				$V_{DD} = 3.0V \pm 10\%$		12			
External clock input pulse width	t_{WH}, t_{WL}	PCK		$V_{DD} = 5.0V \pm 10\%$	33		ns		
				$V_{DD} = 3.0V \pm 10\%$	33				
External clock input rise time, fall time	t_R, t_F	PCK		$V_{DD} = 5.0V \pm 10\%$		200	ns		
				$V_{DD} = 3.0V \pm 10\%$		200			
Prescaler output delay time (for PCK \uparrow)	t_{PLH}	PO	External clock input PCK $t_R = t_F = 6ns$	$V_{DD} = 5.0V \pm 10\%$		80	ns		
				$V_{DD} = 3.0V \pm 10\%$		130			
	t_{PHL}			$V_{DD} = 5.0V \pm 10\%$		60	ns		
				$V_{DD} = 3.0V \pm 10\%$		90			
Prescaler output rise time, fall time	t_{TLH}	PO	External clock input PCK $t_R = t_F = 6ns$	$V_{DD} = 5.0V \pm 10\%$		50	ns		
				$V_{DD} = 3.0V \pm 10\%$		100			
	t_{THL}			$V_{DD} = 5.0V \pm 10\%$		20	ns		
				$V_{DD} = 3.0V \pm 10\%$		40			

Note) PO pin load condition: 50pF

Fig. 8. General-purpose prescaler timing




(6) Other

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit		
CFG input high, low level width	t_{CFH} , t_{CFL}	CFG	$V_{DD} = 5.0V \pm 10\%$ $V_{DD} = 3.0V \pm 10\%$	$t_{sys} +200$			ns		
				$t_{sys} +200$					
DFG input high, low level width	t_{DFH} , t_{DFL}	DFG	$V_{DD} = 5.0V \pm 10\%$ $V_{DD} = 3.0V \pm 10\%$	$1000/fc +200$			ns		
				$1000/fc +200$					
DPG minimum pulse width	t_{DPW}	DPG	$V_{DD} = 5.0V \pm 10\%$ $V_{DD} = 3.0V \pm 10\%$	50			ns		
				50					
DPG minimum removal time	t_{DPR}	DPG	$V_{DD} = 5.0V \pm 10\%$ $V_{DD} = 3.0V \pm 10\%$	50			ns		
				50					
RFG input high, low level width	t_{RFH} , t_{RFL}	RFG0 RFG1	$V_{DD} = 5.0V \pm 10\%$ $V_{DD} = 3.0V \pm 10\%$	$t_{sys} +200$			ns		
				$t_{sys} +200$					
EXI input high, low level width	t_{EIH} , t_{EIL}	EXI0 EXI1	When $t_{sys} = 2000/fc$	$t_{sys} +200$			ns		
				$t_{sys} +200$					
PMI input high, low level width	t_{PIH} , t_{PIL}	PMI	$V_{DD} = 5.0V \pm 10\%$ $V_{DD} = 3.0V \pm 10\%$	$t_{sys} +200$			ns		
				$t_{sys} +200$					
PMSK minimum pulse width	t_{PMW}	PMSK	$V_{DD} = 5.0V \pm 10\%$ $V_{DD} = 3.0V \pm 10\%$	$t_{sys} +200$			ns		
				$t_{sys} +200$					
PMSK minimum removal time	t_{PMR}	PMSK	$V_{DD} = 5.0V \pm 10\%$ $V_{DD} = 3.0V \pm 10\%$	$t_{sys} +200$			ns		
				$t_{sys} +200$					
XOUT output rise time, fall time	t_{TLH}	XOUT	When the load is 50pF	$V_{DD} = 5.0V \pm 10\%$	50	100	ns		
				$V_{DD} = 3.0V \pm 10\%$	100	280			
	t_{THL}			$V_{DD} = 5.0V \pm 10\%$	20	40			
				$V_{DD} = 3.0V \pm 10\%$	40	80			


Note) t_{sys} indicates the three values below according to the upper two bits (CPU clock selected) of the clock control register (CLC: 0002FEh).

t_{sys} [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

Fig. 9. Other timing

Appendix

Fig. 10. Recommended oscillation circuit



Manufacturer	Model	fc (MHz)	Main clock		General-purpose prescaler clock	
			C1 (pF)	C2 (pF)	C1 (pF)	C2 (pF)
RIVER ELETEC CORPORATION	HC-49/U03	12	10	10	4	4
		16				
		20				
KINSEKI LTD.	HC-49/U (-S)	12	10	10	4	4
		16				
		20				


Note 1) Use the general-purpose prescaler clock at 12MHz or less.

Note 2) Crystals and capacitors should be placed near the LSI and wiring should be as short as possible.

Mask option table

Item	Selection	
EXTAL system operating voltage*1	2.7 to 5.5V	4.5 to 5.5V
Reset pin pull-up resistor	Non-existent	Existential
PH2 input format	CMOS Schmitt trigger	TTL Schmitt trigger
PH3 input format	CMOS Schmitt trigger	TTL Schmitt trigger
PI4/PI5 pin format	Oscillation circuit	Input pin


*1 Select 4.5V to 5.5V when this LSI is used with a supply voltage range of 4.5V to 5.5V.

Example of Representative Characteristics

Package Outline

Unit: mm

100PIN LQFP (PLASTIC)



DETAIL A

SONY CODE	LQFP-100P-L01
EIAJ CODE	LQFP100-P-1414
JEDEC CODE	-----

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	0.8g