February 2004

FDS9934C Complementary


FAIRCHILD SEMICONDUCTOR®


These dual N- and P-Channel enhancement mode power field effect transistors are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state ressitance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

Features

- Q1: 6.5 A, 20 V. $R_{DS(ON)} = 30 \ m\Omega @ V_{GS} = 4.5 \ V$ $R_{DS(ON)} = 43 \ m\Omega @ V_{GS} = 2.5 \ V.$
- Q2: -5 A, -20 V, $R_{DS(ON)}$ = 55 m Ω @ V_{GS} = -4.5 V $R_{DS(ON)}$ = 90 m Ω @ V_{GS} = -2.5 V





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings		Units	
				Q1	Q2	
V _{DSS}	Drain-Source Voltage	1		20	-20	V
V _{GSS}	Gate-Source Voltage			±10	±12	V
I _D	Drain Current – Cor	ntinuous	(Note 1a)	6.5	-5	А
	– Pul	sed		20	-30	
PD	Power Dissipation for Dual Operation			2		W
	Power Dissipation for Single Operation (Note 1a)		1.6			
			(Note 1b)		1	
			(Note 1c)	0	.9	
TJ, T _{STG}	Operating and Storage Junction Temperature Range			–55 t	°C	
Thermal Cha	aracteristics					
R _{0JA}	Thermal Resistance, Junction-to-Ambient (Note 1a)		(Note 1a)	78		°C/W
R _{θJC}	Thermal Resistance, Junction-to-Case (Note 1)			40		°C/W
Package Ma	rking and Orde	ring Informat	ion			
Device Marking	Device	Reel Size		Tape width		Quantity
FDS9934C	FDS9934C	13"		12mm		2500 units


©2004 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Cha	racteristics						
BV _{DSS}	Drain-Source Breakdown Voltage		Q1 Q2	20 20			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C $I_D = -250 \ \mu$ A, Referenced to 25°C	Q1 Q2		14 –14		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 16V, V_{GS} = 0 V$ $V_{DS} = -16V, V_{GS} = 0 V$	Q1 Q2			1 -1	μA
I _{GSS}	Gate-Body Leakage		Q1 Q2			±100 ±100	nA
V _{GS(th)}	Gate Threshold Voltage		Q1 Q2	0.6 0.8	1	1.5 -1.5	V
<u>∆Vgs(th)</u> 28T,J	Gate Threshold Voltage Temperature Coefficient	$I_D = 250$ uA, Referenced to 25°C $I_D = 250$ uA, Referenced to 25°C	Q1 Q2		-3 3		mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	$ \begin{array}{ll} V_{GS} = 4.5 \ V, & I_D = 6.5 \ A \\ V_{GS} = 2.5 \ V, & I_D = 5.4 \ A \\ V_{GS} = 4.5 \ V, \ I_D = 6.5 \ A, \ T_J = 125^\circ C \end{array} $	Q1		25 35 35	30 43 50	mΩ
		$ \begin{array}{l} V_{GS} = -4.5 \ V, \ \ I_D = -3.2 \ A \\ V_{GS} = -2.5 \ V, \ \ I_D = -1.0 \ A \\ V_{GS} = -4.5 \ V, I_D = -3.2 \ A, \ T_J \!=\! 125^\circ C \end{array} $	Q2		43 64 55	55 90 76	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = 4.5V, V_{DS} = 5V$ $V_{GS} = -4.5V, V_{DS} = -5V$	Q1 Q2	15 –16			A
g fs	Forward Transcoductance		Q1 Q2		22 14		S S
Dynamie	c Characteristics						
C _{iss}	Input Capacitance	Q1 $V_{DS} = 10V$, $V_{GS} = 0 V$,	Q1 Q2		650 955		pF
C _{oss}	Output Capacitance	f = 1.0 MHz Q2	Q1 Q2		150 215		pF
C _{rss}	Reverse Transfer Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, $ f = 1.0 MHz	Q1 Q2		85 115		pF
R _G	Gate Resistance	$V_{GS} = 15 \text{ mV}, \text{ f} = 1.0 \text{ MHz}$	Q1 Q2		1.4 4.9		Ω

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Switchi	ng Characteristics (Note	2)					
t _{d(on)}	Turn-On Delay Time	Q1	Q1		8	16	ns
		$V_{DD} = 10 V, I_D = 1 A,$	Q2		16	29	
tr	Turn-On Rise Time	$V_{GS} = 4.5V, R_{GEN} = 6\Omega$	Q1		9	17	ns
			Q2		9	18	
t _{d(off)}	Turn-Off Delay Time	Q2	Q1		15	26	ns
	-	$V_{DD} = -6V, I_D = -1A,$	Q2		25	41	
t _f	Turn-Off Fall Time	$V_{GS} = -4.5V, R_{GEN} = 6\Omega$	Q1		4	9	ns
			Q2		9	19	
Qa	Total Gate Charge	Q1	Q1		6.2	9	nC
5	0	$V_{DS} = 10 \text{ V}, I_D = 3 \text{ A}, V_{GS} = 4.5 \text{ V}$	Q2		8.7	12	
Q _{gs}	Gate-Source Charge		Q1		1.2		nC
3-	5		Q2		2.1		
Q _{gd}	Gate-Drain Charge	Q2	Q1		1.7		nC
gu		$V_{DS} = -6 \text{ V}, \text{ I}_{D} = -3.2 \text{ A}, \text{V}_{GS} = -4.5 \text{ V}$	Q2		2.1		
Drain-S	ource Diode Character	istics and Maximum Ratings	5				
		Source Diode Forward Current	Q1			1.3	Α
0			Q2			-1.3	
V _{SD}	Drain-Source Diode Forward	$V_{GS} = 0 V$, $I_S = 1.3 A$ (Note 2)	Q1		0.73	1.2	V
00	Voltage	$V_{GS} = 0 V$, $I_S = -2.0 A$ (Note 2)	Q2		-0.8	-1.2	
t _{rr}	Diode Reverse Recovery	Q1	Q1		15		nS
	Time	$I_F = 6.5 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$	Q2		20		
Q _{rr}	Diode Reverse Recovery		Q1		5		nC
	Charge	$I_F = -3.2 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu \text{s}$	Q2		7		

Notes:

1. $R_{0,A}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{0,C}$ is guaranteed by design while $R_{0,C}$ is determined by the user's board design.




a) 78°/W when mounted on a 0.5 in² pad of 2 oz copper





b) 125°/W when mounted on a .02 in² pad of 2 oz copper c) 135°/W when mounted on a minimum pad.


Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%









TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACExTMFACT Quiet SeriesTMActiveArrayTMFAST®BottomlessTMFASTrTMCoolFETTMFPSTMCROSSVOLTTMFRFETTMDOMETMGlobalOptoisolatorTMEcoSPARKTMGTOTME²CMOSTMHiSeCTMEnSignaTM $PCTM$ FACTTMImpliedDisconnectTMAcross the board. Around the world.TMThe Power FranchiseTMProgrammable Active DroopTM	$ISOPLANAR^{TM}$ $LittleFET^{TM}$ $MICROCOUPLER^{TM}$ $MicroFET^{TM}$ $MicroPak^{TM}$ $MICROWIRE^{TM}$ MSX^{TM} $MSXPro^{TM}$ OCX^{TM} $OCXPro^{TM}$ $OCXPro^{TM}$ $OPTOLOGIC^{(B)}$ $OPTOPLANAR^{TM}$ $PACMAN^{TM}$	POP TM Power247 TM PowerTrench [®] QFET [®] QS TM QT Optoelectronics TM Quiet Series TM RapidConfigure TM RapidConnect TM SILENT SWITCHER [®] SMART START TM SPM TM Stealth TM	SuperFET TM SuperSOT TM -3 SuperSOT TM -6 SuperSOT TM -8 SyncFET TM TinyLogic [®] TINYOPTO TM TruTranslation TM UHC TM UltraFET [®] VCX TM
---	--	---	---

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production