

SPCA701A

DIGITAL VIDEO ENCODER FOR VIDEOCD


GENERAL DESCRIPTION

The SPCA701A is designed specifically for VideoCD, video games and other digital video systems, which require the conversion of digital YCrCb (MPEG) data to analog NTSC/PAL video. The device supports a glue-less interface to most popular MPEG decoders. The SPCA701A supports worldwide video standards, including NTSC (N America, Japan) PAL-B, D, G, H, I (Europe, Asia). Furthermore, the SPCA701A operates with a single 2x clock and can be powered with a single 3.3V supply. The composite analog video signal is output simultaneously onto two outputs. Therefore, it allows one output to provide base-band composite video while the other drives a RF modulator. Alternatively, analog luminance (Y) and chrominance (C) information is available for interfacing to S-video equipment. As a slave, the SPCA701A automatically detects the input data formats (PAL/NTSC, CCIR601) and switches internally to provide the proper format on the outputs. This feature, along with the on-board voltage reference and single clock interface, makes the SPCA701A extremely simple to use. In addition, use of 2x over-sampling on-chip simplifies external filter design resulting in reduced overall system cost.

FEATURES

- 8-bit 4:2:2 YCrCb inputs for glue-less interface to MPEG decoders
- NTSC/PAL composite video outputs (North American NTSC and Western European PAL)
- CVBS or S-video outputs
- 3.3 V supply voltage
- 5 V tolerant for all digital I/O data pins
- CCIR 601 operation
- 2x over sampling simplifies external filtering
- 9-bit DACs
- Master or slave video timing
- Interlaced operation
- Automatic mode detection/switching in slave mode
- On-board voltage reference
- 32-pin PLCC package

BLOCK DIAGRAM



Rev.: 0.2

1999.12.07

APPLICATIONS

- VideoCD
- Karaoke/video games
- Digital Video Disk (DVD)
- Digital VCR
- Digital set top box



SPCA701A

Mnemonic	PIN No.	Туре	Description
DATA[7:0]	21-28	ı	YCrCb pixel inputs. They are latched on the rising edge of CLK. YCrCb
			input data conform to CCIR 601.
CLK	29	I	Pixel clock input.
VSYNC	32	I/O	Vertical sync input/output. VSYNC is latched/output following the rising edge of CLK.
HSYNC	1	I/O	Horizontal sync input/output. HSYNC is latched/output following the rising edge of CLK.
MASTER	16	I	Master/slave mode selection. A logical high for master mode operation. A logical 0 for slave mode operation
CBSWAP	15	I	Cr and Cb pixel sequence configuration pin. A logic high swap the Cr and Cb sequence.
SVIDEO	14	I	SVIDEO select input pin. A logic high selects Y/C output. A logic low selects composite video output.
SLEEP	13	I	Power save mode. A logic high on this pin puts the chip into power-down mode.
Mode[3:2]	17-18	ı	Mode configuration pin.
Mode[1:0]	19-20	ı	Useless pins. It will be better to connect them to VDD or DGND.
TEST	2	ı	Test pin. These pins must be connected to DGND.
VREFIN	9	I	Voltage reference input. An external voltage reference must supply typical 1.235V to this pin. A 0.1µF ceramic capacitor must be used to de-couple this input to GND. The decoupling capacitor must be as closed as possible to minimize the length of the load. This pin may be connected directly to VREFOUT.
VREFOUT	8	0	Voltage reference output. It generates typical 1.2V voltage reference and may be used to drive VREFIN pin directly.
FSADJ	5	-	Full-Scale adjust control pin. The Full-Scale current of D/A converters can be adjusted by connecting a resistor (RSET) between this pin and ground.
COMP	6	-	Compensation pin. A $0.1\mu F$ ceramic capacitor must be used to bypass this pin to VAA. The lead length must be kept as short as possible to avoid noise.
CVBSY	4	0	Composite/Luminance output. This is a high-impedance current source output. The output format can be selected by the PAL pin. The CVBSY can drive a 37.5 Ω load. If unused, this pin must be connected

Rev.: 0.2



SPCA701A

Mnemonic	PIN No.	Туре	Description
			directly to GND.
CVBSC	11	0	Composite/Chroma output. This is a high impedance current source Output. The output format can be selected by the PAL pin. The pin can drive a 37.5 Ω load. If unused, this pin must be connected directly to GND.
VBIAS	10	-	DAC bias voltage. Potential normally 0.7V less than COMP.
VDD	31	-	Digital power pin
DGND	30	-	Digital ground pin
VAA	7	-	Analog power pin
AGND	3,12	-	Analog ground pin

MODE SELECTION

Master mode is selected when MASTER = 1; slave mode is selected when MASTER = 0. Two pins, MODE [3:2], drive three different configuration registers. The most common operating modes can be selected with these pins while in master mode. In slave mode, the common operating modes are automatically determined from the timing of the incoming HSYNC* and VSYNC* signals.

NOTE: The term "common operating mode" refers to North American NTSC and Western European PAL Table 2 illustrates the multi-functionality of the mode pins during master and slave mode. To access the more exotic video formats, slave mode is preferred since the necessary registers are always accessible. If master mode is needed, the less common modes can still be programmed by first registering the modes as a slave, and then switching to a master. During power-up, the MODE [3:2] pins configure the master registers; i.e., EFIELD, PAL625, are written. Also, during power-up, the slave registers are reset to zero, i.e., YCSWAP.

Table 2. Mode Selection

PIN Description							
The MASTER pin MODE[3] MODE[2] MODE[1] MODE[0]							
0	YCSWAP						
1	EFIELD	PAL625					

Rev.: 0.2



Table 3. Configuration Register Settings

Mode Register Name	set to 0	Set to 1	Comments
EFIELD	The VSYNC pin will output normal vertical synchronization signal.	The VSYNC pin will output field signal. Low at VSYNC pin for even field, high for odd field	This is only used at master mode.
PAL625	525-line operation will be select	The 625-line operation will be select	This is only used at master mode
YCSWAP	Do not swap Y and Cr/Cb	Swap Y and Cr/Cb sequence	

CLOCK TIMING


A clock signal with a frequency twice the luminance sampling rate must be present at the CLK pin. All setup and hold timing specifications are measured with respect to the rising edge of this signal.

PIXEL INPUT TIMING

■ PIXEL SEQUENCE

Multiplexed Y, Cb, and Cr data is input through the DATA[7:0] inputs. By default, the input sequence for active video pixels must be Cb0, Y0, Cr0, Y1, Cb2, Y2, Cr2, Y3, etc., in accordance with CCIR-656. This pattern begins during the first CLK period after the falling edge of HSYNC* (regardless of the setting of SLAVE/MASTER mode). The order of Cb and Cr can be reversed by setting the CBSWAP pin. **Figure 1** illustrates the timing. If the pixel stream input to the SPCA701A is off by one CLK period, the SPCA701A can lock to the pixel stream by setting the YCSWAP register. This would solve the problem of having the Y and Cr/Cb pixels swapped.

Figure 1. Pix Sequence



Rev.: 0.2



VIDEO TIMING

The width of the analog horizontal sync pulses and the start and end of color burst is automatically calculated and inserted for each mode according to CCIR-624-4. Color burst is disabled on appropriate scan lines. Serration and equalization pulses are generated on appropriate scan lines. In addition, rise and fall times of sync, and the burst envelope are internally controlled. Video timing figures follow the text in this section.

■ SYNC AND BURST TIMING

Table 4 lists the resolutions and clock rates for the various modes of operation.

Table 5 lists the horizontal counter values for the end of horizontal sync, start of color burst, end of color burst, front porch, back porch, and the first active pixel for the various modes of operation. The front porch is the interval before the next expected falling HSYNC* when outputs are automatically blanked. The horizontal sync width is measured between the 50% points of the falling and rising edges of horizontal sync. The start of color burst is measured between the 50% point of the falling edge of horizontal sync and the first 50% point of the color burst amplitude (nominally +20 IRE for NTSC and 150 mV for PAL-B, D, G, H, I above the blanking level). The end of color burst is measured between the 50% point of the falling edge of horizontal sync and the last 50% point of the color burst envelope (nominally +20 IRE for NTSC and 150 mV for PAL-B, D, G, H, I above the blanking level).

Table 4. Field Resolutions and Clock Rates for Various Modes of Operation

Operating Mode	Active pixels	Total Pixels	CLK Frequency (MHz)
NTSC CCIR601	720 x 240	858 x 262	27
PAL-B,D,G,H,I	720 x 288	864 x 313	27

Table 5. Horizontal Counter Values for Various Video Timings

Operation Mode	Front porch (a)	Horizontal Sync Width (b)	Start of Burst (c)	Duration of Burst (d)	Back porch (e)		
NTSC CCIR601	20	63	72	34	127		
PAL-B CCIR601	20	63	76	30	142		
Notes: (1) The unit is the number of luminance pixel.							

Rev.: 0.2



SPCA701A

■ MASTER MODE

Horizontal sync (HSYNC*) and vertical sync (VSYNC*) are generated from internal timing and optional software bits. HSYNC*, and VSYNC* are output following the rising edge of CLK. The horizontal counter is incremented on every other rising edge of CLK. After reaching the appropriate value (determined by the mode of operation), it is reset to one, indicating the start of a new line. The vertical counter is incremented at the start of each new line. After reaching the appropriate value, determined by the mode of operation, it is reset to one, indicating the start of a new field. VSYNC* is asserted for 3 or 2.5 scan lines for 262/525 line and 312/625 line, respectively.

■ SLAVE MODE

Horizontal sync (HSYNC*) and vertical sync (VSYNC*) are inputs that are registered on the rising edge of CLOCK. The horizontal counter is incremented on the rising edge of CLOCK. Two clock cycles after falling edge of HSYNC*, the counter is reset to one, indicating the start of a new line. The vertical counter is incremented on the falling edge of HSYNC*. A falling edge of VSYNC* resets it to one, indicating the start of a new field. A falling edge of VSYNC* occurring within ±1/4 of a scan line from the falling edge of HSYNC* cycle time (line time) indicates the beginning of Field 1. A falling edge of VSYNC* occurring within ±1/4 scan line from the mid-point of the line indicates the beginning of Field 2.

The operating mode (NTSC/PAL) can be programmed with the MODE[3:2] bits when the SETMODE (MASTER pin) bit is set high. Alternatively, when SETMODE is low, the mode is automatically detected in slave mode. For example, 525-line operation is assumed, 625-line operation is detected by the number of HSYNC* edges between VSYNC* edges. The frequency of operation (CCIR-601) for both PAL and NTSC is detected by counting the number of clocks per line. The pixel rate is assumed to be 13.5 MHz, ±1 count which is detected in between two successive falling edges of HSYNC*.

■ BURST BLANKING

For NTSC, color burst information is automatically disabled on scan lines 1-9 and 264-272, inclusive. (SMPTE line numbering convention.) For PAL-B, D, G, H, I color burst information is automatically disabled on scan lines 1-6, 310-318, and 623-625, inclusive, for fields 1, 2, 5, and 6. During fields 3, 4, 7, and 8, color burst information is disabled on scan lines 1-5, 311-319, and 622-625, inclusive.

Rev.: 0.2



SPCA701A

VERTICAL BLANKING INTERVALS

For NTSC, scan lines 1-9 and 263-272, inclusive, are always blanked. There is no setup on scan lines 10-21 and 273-284 inclusive. All displayed lines in the vertical blanking interval (10-21 and 273-284 for interlaced NTSC; 7-13 and 320-335 for interlaced PAL-B, D, G, H, I) are forced to blank. For PAL-B, D, G, H, I, scan lines 1-6, 311-318, and 624-625, inclusive, during fields 1, 2, 5, and 6, are always blanked. During fields 3, 4, 7, and 8, scan lines 1-5, 311-319, and 624-625, inclusive, are always blanked.

■ DIGITAL PROCESSING

Once the input data is converted into internal YUV format, the UV components are low-pass filtered with a filter. The Y and filtered UV components are up-sampled to CLK frequency by a digital filter.

■ SUBCARRIER GENERATION

To maintain a synchronous sub-carrier relative to HSYNC*, the sub-carrier phase is reset every frame for NTSC and every 8 fields for PAL. The SCA phase is non-zero and depends upon the clock frequency and the video format.

For a perfect clock input, the burst frequency is 4.43361875 MHz for PAL-B, D, G, H, I, 3.579545 MHz for NTSC interlaced.

■ POWER-DOWN MODE


In power-down mode (SLEEP pin set to 1), the internal clock is stopped and also an internal reset is forced and the DACs are powered down. When returned high, the device starts from a reset state (horizontal and vertical counters = 0, which is the start of VSYNC in Field 1). This mode should be set when the SPCA701A may be subjected to clock frequencies outside its functional range. If Master = 1, the HSYNC* and VSYNC* pins remain driven to the value previously output before SLEEP was activated and power down current is dependent on loading on the HSYNC* and VSYNC* pins.

Rev.: 0.2



SPCA701A

Figure 2. Interlaced 525-Line (NTSC) Video Timing




Rev.: 0.2





Figure 3a. Interlaced 625-Line (PAL) Video Timing



Rev.: 0.2







Figure 3b. Interlaced 625-Line (PA L) Video Timing



Rev.: 0.2





PIXEL INPUT RANGES AND COLORSPACE CONVERSION

■ YC INPUTS (4:2:2 YCRCB)

Y has a nominal range of 16-235; Cb and Cr have a nominal range of 16-240, with 128 equal to zero. Values of 0 and 255 are interpreted as 1 and 254 respectively. Y values of 1-15 and 236-254, and CrCb values of 1-15 and 241-254, are interpreted as valid linear values. NTSC mode with setup disabled has 2% less black-to-white range than NTSC mode with setup enabled.

■ DAC CODING

White is represented by a DAC code of 400. For PAL-B, D, G, H, I, the standard blanking level is represented by a DAC code of 120. For NTSC, the standard blanking level is represented by a DAC code of 114, 1 IRE is equivalent to a DAC code of 2.857.

OUTPUTS

All digital-to-analog converters are designed to drive standard video levels into an equivalent 37.5 Ω load. Unused outputs should be connected directly to ground to minimize supply switching currents. Either two composite video outputs or Y/C S-Video outputs are available (selectable by the SVIDEO pin). If the SLEEP pin is high, the DACs are essentially turned off and only the leakage current is present.

■ COMPOSITE AND LUMINANCE (CVBS/Y)ANALOG OUTPUT

When SVIDEO is a logical zero, digital composite video information drives the 9-bit D/A converter that generates the CVBS output. When SVIDEO is a logical one, digital luminance information drives the DAC that generates the analog Y video output.

■ COMPOSITE AND CHROMINANCE (CVBS/C) ANALOG OUTPUT

When SVIDEO is a logical zero, digital composite video information drives the 9-bit D/A converter that generates the CVBS output. When SVIDEO is a logical one, digital chrominance information drives the 9-bit D/A converter that generates the analog C video output.

PC BOARD CONSIDERATIONS

The layout should be optimized for lowest noise on the power and ground planes by providing good decoupling. The trace length between groups of VAA and GND pins should be as short as possible to minimize inductive ringing. A well-designed power distribution network is critical to eliminate digital switching noise. The ground plane must provide a low-impedance return path for the digital circuits. A PC board with a minimum of four layers is recommended, with layers 1 (top) and 4 (bottom) for signals and layers 2 and 3 for ground and power, respectively.

Rev.: 0.2



SPCA701A

■ COMPONENT PLACEMENT

Components should be placed as close as possible to the associated pin. The optimum layout enables the SPCA701A to be located as close as possible to the power supply connector and the video output connector.


■ POWER AND GROUND PLANES

For optimum performance, a common digital and analog ground plane is recommended. Separate digital and analog power planes are recommended. The digital power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all SPCA701A power pins, VREF circuitry, and COMP decoupling. At least a 1/8-inch gap is required in between the digital power plane and the analog power plane. The analog power plane should be connected to the digital power plane (VCC) at a single point through a ferrite bead, as illustrated in **Figure 4**, **Table 6**. This bead should be located within 3 inches of the SPCA701A. The bead provides resistance to switching-currents, acting as a resistance at high frequencies. A low-resistance bead should be used, such as Ferroxcube 5659065-3B, Fair-Rite 2723021447, or TDK BF45-4001.

Rev.: 0.2



Figure 4. Typical Connection Diagram (Internal Voltage Reference)



Notes: (1). Some modulators may require AC coupling capacitors ($10\mu F$).

- (2). Optional for chroma boost.
- (3). VREF must be connected to either VREF_OUT or VBIAS.

Rev.: 0.2



SPCA701A

Table 6. Typical Parts List (Internal Voltage Reference)


Locations	Description	Vendor Part Number
C5 - 1, C7	0.1 μF Ceramic Capacitor	Erie RPE112Z5U104M50V
C6	47 μF Capacitor	Mallory CSR13F476KM
L1	Ferrite Bead - Surface Mount	Fair-Rite 2743021447
L2, L3	Ferrite Bead(z < 300Ω @ 5MHz)	ATC LCB0805, Taiyo Yuden BK2125LM182
RESET	1% Metal Film Resistor	Dale CMF-55C
TRAP	Ceramic Resonator	Murata TPSx.xMJ or MB2 (where x.x = sound
		carrier frequency in MHz)
	Schottky Diodes	BAT85 (BAT54F Dual) HP 5082-2305 (1N6263)
		Siemens BAT 64-04 (Dual)

Note: Vendor numbers are listed only as a guide. Substitution of devices with similar characteristics will not affect SPCA701A performance.

Rev.: 0.2



PACKAGE INFORMATION



Model Number	Package	Ambient Temperature Range	
SPCA701A	32-pin PLCC	0℃-70℃	

NOTE: SUNPLUS TECHNOLOGY CO., LTD reserves the right to make changes at any time without notice in order to improve the design and performance to supply the best possible product

Rev.: 0.2



SPCA701A

	inches			mm		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.1	-	0.14	2.54	-	3.56
A 1	0.06	-	0.09	1.52	-	2.41
В	0.013	-	0.02	0.33	-	0.53
B1	0.026	-	0.03	0.66	-	0.81
D	0.485	-	0.49	12.3	-	12.57
D1	0.447	-	0.45	11.3	-	11.56
D2	0.39	-	0.43	9.91	-	10.92
E	0.585	-	0.59	14.8	-	15.11
E1	0.547	-	0.55	13.8	-	14.1
E2	0.49	-	0.53	12.5	-	13.46
е	-	0.05	-	-	1.27	-
N	-	•	-	-	32	-
Nd	-	•	-	-	7	-
Ne	-	-	-	-	9	-

DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, SUNPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

Rev.: 0.2