μPD28C64 8192 x 8-Bit CMOS EEPROM

T-46-13-27

Description

The μ PD28C64 is a 65,536-bit electrically erasable and programmable read-only memory (EEPROM) organized as 8,192 x 8 bits and fabricated with an advanced CMOS process for high performance and low power consumption.

Operating from a single +5-volt power supply, the μ PD28C64 provides $\overline{\text{DATA}}$ polling function to indicate the precise end of write cycles. Additional features include chip erase, auto erase and programming, and 32-byte page write cycles.

The μ PD28C64 is available in standard 28-pin plastic DIP.

Features


- □ 8,192 x 8-bit organization
- □ Single + 5-volt power supply
- Chip erase cycles
- Auto erase and programming at 10 ms max
- 32-byte page programming cycles
- DATA polling verification
- Low power dissipation
 - 50 mA max (active)
 - $-100 \mu A max (standby)$
- Endurance: 100,000 erase/write cycles per byte
- □ Silicon signature
- TTL-compatible inputs and outputs
- Three-state outputs
- Advanced CMOS technology
- 28-pin plastic DIP packaging

Ordering Information

Part Number	Access Time (max)	Package
μPD28C64C-20	200 ns	28-pin plastic DIP
C-25	250 ns	·

Pin Configuration

28-Pin Plastic DIP



27c

Pin Identification

Symbol	Function	
A ₀ - A ₁₂	Address inputs	
1/00 - 1/07	Data inputs and outputs	
CE	Chip enable	
ŌĒ	Output enable	
WE	Write enable	
GND	Ground	
V _{CC}	+ 5-volt power supply	
NC	No connection	

NEC

μPD28C64

Absolute Maximum Ratings

C	
Supply voltage, V _{CC}	-0.6 to +7.0 V
input voitage, V _{IN}	- 0.6 to + 7.0 V
Input voltage, A ₉	- 0.6 to + 13.5 V
<u>OE</u>	-0.6 to +16.5 V
Output voltage, V _{OUT}	-0.6 to +7.0 V
Operating temperature, TOPR	- 10 to +85°C
Storage temperature, T _{STG}	- 65 to + 125℃

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, high	V _{IH}	2.0		V _{CC} + 0.3	٧
Input voltage, low	V _{IL}	- 0.3		0.8	V
Operating temperature	TA	0		70	°C

Capacitance

 $T_A = 25$ °C; f = 1 MHz; V_{IN} and $V_{OUT} = 0$ V

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CI			12	pF
Output capacitance	Co			10	рF


Truth Table

Function	CE	ŌĒ	WE	Input/Output	Icc
Read	V _{IL}	v_{IL}	V _{IH}	D _{OUT}	Active
Standby and write inhibit	VIH	Х	Х	High-Z	Standby
Write	V _{IL}	V _{IH}	V _{IL}	D _{IN}	Active
Chip erase	V _{IL}	V _{IHH}	V _{IL}	D _{IN} = V _{IH}	Active
Write Inhibit	Х	V _{IL}	Х	_	_
	X	х	V _{IH}	•	

Notes:

- (1) X can be either VIL or VIH.
- (2) $V_{IHH} = +15 V \pm 0.5$.

Block Diagram



DC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	V _{OH1}	2.4			ν	l _{OH} = -400 μA
	V _{OH2}	V _{CC} - 0.7			٧	$I_{OH} = -100 \mu\text{A}$
Output voltage, low	VoL			0.45	٧	I _{OL} = 2.1 mA
Output leakage current	lo			10	μΑ	V _{OUT} = 0 V to V _{CC} ; CE or OE = V _{IH}
Input leakage current	ILI			10	μΑ	V _{IN} = 0 V to V _{CC}
V _{CC} current (active)	lcca1			20	mA	$\overline{CE} = V_{IL}; \overline{OE} = V_{IH}$
	I _{CCA2}			50	mA	f = 5 MHz; I _{OUT} = 0 mA
V _{CC} current (standby)	lccs1			1	mA	CE = V _{IH}
	lccs2			100	μΑ	$\overline{CE} = V_{CC}; V_{IN} = 0 V \text{ to } V_{CC}$

AC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	μPD28	μPD28C64-20		μPD28C64-25		
		Min	Max	Min	Max	Unit	Test Conditions
Read Operation							
Address to output delay	tacc		200		250	ns	CE = OE = V _{IL}
CE to output delay	t _{CE}		200		250	ns	OE = VIL
OE or CE high to output float	t _{DF}	0	60	0	80	ns	CE = VIL or OE = VIL
OE to output delay	toE	10	75	10	100	ns	CE = VIL
Output hold from address, OE or CE, whichever transition occurs first	t _{OH}	0		0		ns	CE = OE = V _{IL}

AC Characteristics (cont) $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Write Operation						
Address hold time	t _{AH}	200			пѕ	
Address setup time	t _{AS}	10			ns	
Write hold time	†CH	0			ns	
Write setup time	tcs	0			ns	
CE pulse width	tcw	150			ns	
OE high hold time	^t OEH	10			ns	
OE high setup time	toEs	10			ns	
Write cycle time	twc	10			ms	
WE pulse width	t _{WP}	150			ns	
WE high hold time	twpH	50			ns	

27c




AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Write Operation						
Byte load cycle time	t _{BLC}	3		100	μs	
Data hold time	[†] DH	20	· · · · · · · · · · · · · · · · · · ·		ns	
Data setup time	tos	100			ns	
Data valid time	t _{DV}			300	ns	
Chip Erase Operation				·		
OE hold time	† _{CEH}	t _{CH} + 3			μs	
CE hold time	t _{CH}	5			μs	
CE setup time	tcs	500		· · · · · · · · · · · · · · · · · · ·	ns	
Data hold time	t _{DH}	100			ns	
Data setup time	tos	500			ns	
OE setup time	toes	500	· · · · · · · · · · · · · · · · · · ·		ns	
WE pulse width	t _{WP}	10			ms	· · · · · · · · · · · · · · · · · · ·

Notes:

 See figure 1 for the output load. Input rise and fall times ≤ 20 ns; input pulse levels = 0.45 and 2.4 V; timing measurement reference levels = 0.8 and 2.0 V for both inputs and outputs.

Figure 1. Output Load



Read Cycles

Both CE and OE must both be at VIL in order to read stored data. While the device is executing read cycles, bringing either of these inputs to VIH will place the outputs in a state of high impedance. This two-line output control allows bus contention to be eliminated in the system application.

Byte Write Cycles

Low levels on CE and WE and a high level on OE place the µPD28C64 in write operation. Write address inputs are latched by the falling edge of either CE or WE, whichever occurs later. The data inputs are latched by the rising edge of either CE or WE, whichever occurs earlier. Once byte write operation has begun, the internal circuits assume all timing control. The byte being addressed is automatically erased and then programmed. The operation completes within the write cycle time (t_{WC}) of 10 ms.

Page Write Cycle

This option allows the µPD28C64 to be completely programmed in a much shorter time than is required using byte write cycles. The loading of up to 32 bytes of data before internal write cycles program all of these bytes simultaneously allows the µPD28C64 to be completely written in a maximum of 2.6 seconds. The page address is specified by the inputs A5 through A12; once set, this address cannot be changed during a page write cycle. Within the page, address inputs A₀ through A4 can be used sequentially or in random order to specify individual bytes.

The beginning of a page write cycle is the same as a WE-controlled byte write cycle. If the next falling edge of $\overline{\text{WE}}$ occurs within a byte load cycle time of 100 μ s, the internal byte load register will be loaded with another byte of input data. This cycle can be repeated to load a maximum of 32 bytes of data. At any point in the sequence, if WE does not have a new falling edge within the byte load cycle time of 100 μ s, byte load operation will terminate and automatic erasing and programming operations will begin.

Chip Erase Cycles

All bytes of the µPD28C64 can be erased simultaneously by making CE and WE fall to Vil after OE has been increased to V_{IHH} (15 V \pm 0.5). The address inputs are "don't care," but the data inputs must all be driven to VIH before the chip erase cycle begins.

DATA Polling Feature

This feature supports system software by indicating the precise end of byte write and page write cycles. DATA polling can be used to reduce total programming time of the μ PD28C64 to a minimum value, which varies with the system environment.

While internal automatic write operation is in progress, any attempt to read data at the last externally supplied address location will result in inverted data on pin I/O7 (for example, if write data = 1xxx xxxx, then read data = 0xxx xxxx). Once the write cycle is complete, a read cycle will result in true data being output on I/O7.

Write Protection Features

The µPD28C64 provides three features to prevent invalid write cycles.


- Noise immunity, where write operation is inhibited when the WE pulse width is 20 ns or less.
- · Supply voltage level detection, where write operation is inhibited when V_{CC} is 2.5 V or less.
- Write protection logic, where write operation is inhibited if \overline{OE} is held low or \overline{CE} or \overline{WE} is held high during power on or off of the V_{CC} supply voltage.

27c




Timing Waveforms

Read Cycle




Timing Waveforms (cont)

WE-Controlled Write Cycle




Timing Waveforms (cont)

CE-Controlled Write Cycle



Timing Waveforms (cont)

Page Write Cycle



Notes:

- [1] The address inputs are latched at the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs later.
- [2] The data inputs are latched at the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs earlier.
- [3] Write operation requires both $\overline{\text{CE}}$ and $\overline{\text{WE}}$ to be at $V_{\parallel L}$.

 Parameters twp and tcware defined only for the period when both CE and WE are at VIL.
- [4] The page cannot be changed in the middle of a page write cycle. Address inputs A_5-A_{12} must be supplied for every byte load cycle and must remain the same throughout every byte road cycle are intertent with a page write cycle to prevent writing to an unknown address location. Address inputs $A_0 - A_4$ are altered for each byte load cycle and determine the individual byte to be written within the page.
- [5] A maximum of 32 bytes may be loaded in a single page write cycle.

831H--6467B

27c



Timing Waveforms (cont)

Chip Erase Cycle

