## $128 \mathrm{~K} \times 8$ ELECTRICALLY ERASABLE EPROM

## GENERAL DESCRIPTION

The W27C010 is a high speed, low power Electrically Erasable and Programmable Read Only Memory organized as $131072 \times 8$ bits that operates on a single 5 volt power supply. The W27C010 provides an electrical chip erase function.

## FEATURES

- High speed access time: 70/150 nS (max.)
- Read operating current: 30 mA (typ.)
- Erase/Programming operating current: 1 mA (typ.)
- Standby current: $5 \mu \mathrm{~A}$ (typ.)
- Single 5V power supply


## PIN CONFIGURATIONS



- +14V erase/+12V programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 32-pin 600 mil DIP, 450 mil SOP and PLCC


## BLOCK DIAGRAM



## PIN DESCRIPTION

| SYMBOL | DESCRIPTION |
| :---: | :--- |
| A0-A16 | Address Inputs |
| Q0-Q7 | Data Inputs/Outputs |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\text { PGM }}$ | Program Enable |
| VPP | Program/Erase Supply Voltage |
| VcC | Power Supply |
| GND | Ground |
| NC | No Connection |

## FUNCTIONAL DESCRIPTION

## Read Mode

Like conventional UVEPROMs, the W27C010 has two control functions, both of which produce data at the outputs.
$\overline{\mathrm{CE}}$ is for power control and chip select. $\overline{\mathrm{OE}}$ controls the output buffer to gate data to the output pins. When addresses are stable, the address access time (TACC) is equal to the delay from $\overline{\mathrm{CE}}$ to output (TCE), and data are available at the outputs TOE after the falling edge of $\overline{\mathrm{OE}}$, if TACC and TCE timings are met.

## Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27C010 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

Erase mode is entered when VPP is raised to VPE (14V), Vcc = Vce ( 5 V ), $\overline{\mathrm{CE}}=\mathrm{VIL}$, ( 0.8 V or below but higher than GND), $\overline{\mathrm{OE}}=\mathrm{VIH}(2 \mathrm{~V}$ or above but lower than VCC$), \mathrm{A} 9=\mathrm{VHH}(14 \mathrm{~V}), \mathrm{A} 0=\mathrm{VIL}$, and all other address pins equal VIL and data input pins equal VIH. Pulsing $\overline{\mathrm{PGM}}$ low starts the erase operation.

## Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode automatically ensures a substantial erase margin. This mode will be entered after the erase operation if VPP $=\operatorname{VPE}(14 \mathrm{~V}), \overline{\mathrm{CE}}=\mathrm{VIL}$, and $\overline{\mathrm{OE}}=$ $\mathrm{VIL}, \overline{\mathrm{PGM}}=\mathrm{VIH}$.

## Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when Vpp is raised to Vpp $(12 \mathrm{~V}), \mathrm{VCC}=\mathrm{VCP}(5 \mathrm{~V}), \overline{\mathrm{CE}}=\mathrm{VIL}, \overline{\mathrm{OE}}=\mathrm{VIH}$, the address pins equal the desired addresses, and the input pins equal the desired inputs. Pulsing $\overline{\mathrm{PGM}}$ low starts the programming operation.

## Program Verify Mode

All of the bytes in the chip must be verified to check whether they have been successfully programmed with the desired data or not. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if VPP $=$ VPP (12V), $\overline{\mathrm{CE}}=\mathrm{VIL}$, $\overline{\mathrm{OE}}=\mathrm{VIL}$, and $\overline{\mathrm{PGM}}=\mathrm{VIH}$.

## Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When $\overline{\mathrm{CE}}=\mathrm{VIH}$, erasing or programming of non-target chips is inhibited, so that except for the $\overline{\mathrm{CE}}$, the W27C010 may have common inputs.

## Standby Mode

The standby mode significantly reduces Vcc current. This mode is entered when $\overline{\mathrm{CE}}=\mathrm{VIH}$. In standby mode, all outputs are in a high impedance state, independent of $\overline{\mathrm{OE}}$ and $\overline{\mathrm{PGM}}$.

## Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27C010 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

## System Considerations

EPROM power switching characteristics require careful device decoupling. System designers are concerned with three supply current issues: standby current levels (ISB), active current levels (ICC), and transient current peaks produced by the falling and rising edges of $\overline{\mathrm{CE}}$. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a $0.1 \mu \mathrm{~F}$ ceramic capacitor connected between its Vcc and GND. This high frequency, low inherentinductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a $4.7 \mu \mathrm{~F}$ electrolytic capacitor should be placed at the array's power supply connection between Vcc and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

## TABLE OF OPERATING MODES

VPP $=12 \mathrm{~V}, \mathrm{VPE}=14 \mathrm{~V}, \mathrm{VhH}=12 \mathrm{~V}, \mathrm{VcP}=5 \mathrm{~V}, \mathrm{X}=\mathrm{VIH}$ or VIL

| MODE | PINS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{C E}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { PGM }}$ | A0 | A9 | Vcc | VPP | OUTPUTS |
| Read | VIL | VIL | X | X | X | Vcc | Vcc | Dout |
| Output Disable | VIL | VIH | X | X | X | Vcc | Vcc | High Z |
| Standby (TTL) | VIH | X | X | X | X | Vcc | Vcc | High Z |
| Standby (CMOS) | $\mathrm{Vcc} \pm 0.3 \mathrm{~V}$ | X | X | X | X | Vcc | Vcc | High Z |
| Program | VIL | VIH | VIL | X | X | Vcp | VPP | Din |
| Program Verify | VIL | VIL | VIH | X | X | VCP | VPP | Dout |
| Program Inhibit | VIH | X | X | X | X | VCP | VPP | High Z |
| Erase | VIL | VIH | VIL | VIL | VPE | Vcc | VPE | FF (Hex) |
| Erase Verify | VIL | VIL | VIH | X | X | Vcc | VPE | Dout |
| Erase Inhibit | VIH | X | X | X | X | Vcp | VPE | High Z |
| Product Identifiermanufacturer | VIL | VIL | X | VIL | Vнн | Vcc | Vcc | DA (Hex) |
| Product Identifier-device | VIL | VIL | X | VIH | Vнн | Vcc | Vcc | 01 (Hex) |

## DC CHARACTERISTICS

## Absolute Maximum Ratings

| PARAMETER | RATING | UNIT |
| :--- | :---: | :---: |
| Ambient Temperature with Power Applied | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Voltage on all Pins with Respect to Ground Except Vcc, VPP <br> and A9 Pins | -0.5 to Vcc +0.5 | V |
| Voltage on Vcc Pin with Respect to Ground | -0.5 to +7 | V |
| Voltage on VPP Pin with Respect to Ground | -0.5 to +14.5 | V |
| Voltage on A9 Pin with Respect to Ground | -0.5 to +14.5 | V |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

## DC Erase Characteristics

$\left(\mathrm{TA}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{VHH}=14 \mathrm{~V}\right.$ )

| PARAMETER | SYM. | CONDITIONS | LIMITS |  |  | UNI$\mathrm{T}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |
| Input Load Current | ILI | $\mathrm{VIN}=\mathrm{VIL}$ or VIH | -10 | - | 10 | $\mu \mathrm{A}$ |
| Vcc Erase Current | IcP | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIL}, \overline{\mathrm{OE}}=\mathrm{VIH}, \\ & \overline{\mathrm{PGM}}=\mathrm{VIL}, \mathrm{~A} 9=\mathrm{VHH} \end{aligned}$ | - | - | 30 | mA |
| VPP Erase Current | IPP | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIL}, \overline{\mathrm{OE}}=\mathrm{V} \mathrm{IH}, \\ & \overline{\mathrm{PGM}}=\mathrm{VIL}, \mathrm{~A} 9=\mathrm{VHH} \end{aligned}$ | - | - | 30 | mA |
| Input Low Voltage | VIL | - | -0.3 | - | 0.8 | V |
| Input High Voltage | VIH | - | 2.4 | - | 5.5 | V |
| Output Low Voltage (Verify) | VoL | $\mathrm{IOL}=2.1 \mathrm{~mA}$ | - | - | 0.45 | V |
| Output High Voltage (Verify) | VoH | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | 2.4 | - | - | V |
| A9 Erase Voltage | VID | - | 13.75 | 14.0 | 14.25 | V |
| VPP Erase Voltage | VPE | - | 13.75 | 14.0 | 14.25 | V |
| Vcc Supply Voltage (Erase) | Vce | - | 4.5 | 5.0 | 5.5 | V |

Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

## CAPACITANCE

$\left(\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| Input Capacitance | CIN | VIN $=0 \mathrm{~V}$ | 6 | pF |
| Output Capacitance | CouT | VouT $=0 \mathrm{~V}$ | 12 | pF |

## AC CHARACTERISTICS

AC Test Conditions

| PARAMETER | CONDITIONS |
| :--- | :--- |
| Input Pulse Levels | 0 to 3.0 V |
| Input Rise and Fall Times | 5 nS |
| Input and Output Timing Reference Level | $1.5 \mathrm{~V} / 1.5 \mathrm{~V}$ |
| Output Load | $\mathrm{CL}=100 \mathrm{pF}, \mathrm{IOH} / \mathrm{loL}=-0.4 \mathrm{~mA} / 2.1 \mathrm{~mA}$ |

AC Test Load and Waveforms


Output


## READ OPERATION DC CHARACTERISTICS

(Vcc = 5.0V $\pm 5 \%$ )

| PARAMETER | SYM. | CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |
| Input Load Current | ILI | $\mathrm{VIN}=0 \mathrm{~V}$ to Vcc | -5 | - | 5 | $\mu \mathrm{A}$ |
| Output Leakage Current | ILO | Vout $=0 \mathrm{~V}$ to Vcc | -10 | - | 10 | $\mu \mathrm{A}$ |
| Standby Vcc Current (TTL input) | IsB | $\overline{\mathrm{CE}}=\mathrm{V} \mathrm{IH}$ | - | - | 1.0 | mA |
| Standby Vcc Current (CMOS input) | Isb1 | $\overline{\mathrm{CE}}=\mathrm{Vcc} \pm 0.2 \mathrm{~V}$ | - | 5 | 100 | $\mu \mathrm{A}$ |
| Vcc Operating Current | Icc | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIL} \\ & \mathrm{louT}=0 \mathrm{~mA} \\ & \mathrm{f}=5 \mathrm{MHz} \end{aligned}$ | - | - | 30 | mA |
| VPP Operating Current | IPP | VPP = Vcc | - | - | 10 | $\mu \mathrm{A}$ |
| Input Low Voltage | VIL | - | -0.3 | - | 0.6 | V |
| Input High Voltage | VIH | - | 2.2 | - | Vcc +0.5 | V |
| Output Low Voltage | Vol | $\mathrm{IOL}=2.1 \mathrm{~mA}$ | - | - | 0.45 | V |
| Output High Voltage | VOH | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | 2.4 | - | - | V |
| VPP Operating Voltage | VPP | - | Vcc -0.7 | - | Vcc | V |

## READ OPERATION AC CHARACTERISTICS

( $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}=0$ to $70^{\circ} \mathrm{C}$ )

| PARAMETER | SYM. | W27C010-70 |  | W27C010-15 |  | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| Read Cycle Time | TrC | 70 | - | 150 | - | nS |
| Chip Enable Access Time | TCE | - | 70 | - | 150 | nS |
| Address Access Time | TACC | - | 70 | - | 150 | nS |
| Output Enable Access Time | ToE | - | 30 | - | 65 | nS |
| OE High to High-Z Output | TDF | - | 25 | - | 50 | nS |
| Output Hold from Address Change | TOH | 0 | - | 0 | - | nS |

Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

DC PROGRAMMING CHARACTERISTICS
(Vcc $=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ )

| PARAMETER | SYM. | CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |
| Input Load Current | ILI | $\mathrm{VIN}=$ VIL or V IH | - | - | 10 | $\mu \mathrm{A}$ |
| Vcc Program Current | ICP | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIL}, \overline{\mathrm{OE}}=\mathrm{V} \mathrm{IH}, \\ & \overline{\mathrm{PGM}}=\mathrm{VIL} \end{aligned}$ | - | - | 30 | mA |
| VPP Program Current | IPP | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIL}, \overline{\mathrm{OE}}=\mathrm{V} \mathrm{IH}, \\ & \overline{\mathrm{PGM}}=\mathrm{VIL} \end{aligned}$ | - | - | 30 | mA |
| Input Low Voltage | VIL | - | -0.3 | - | 0.8 | V |
| Input High Voltage | VIH | - | 2.4 | - | 5.5 | V |
| Output Low Voltage (Verify) | VoL | $\mathrm{IOL}=2.1 \mathrm{~mA}$ | - | - | 0.45 | V |
| Output High Voltage (Verify) | VoH | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | 2.4 | - | - | V |
| A9 Silicon I.D. Voltage | VID | - | 11.5 | 12.0 | 12.5 | V |
| VPP Program Voltage | VPP | - | 11.75 | 12.0 | 12.25 | V |
| Vcc Supply Voltage (Program) | VcP | - | 4.5 | 5.0 | 5.5 | V |

## AC PROGRAMMING/ERASE CHARACTERISTICS

(Vcc $=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ )

| PARAMETER | SYM. | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Vpp Setup Time | TVPS | 2.0 | - | - | $\mu \mathrm{S}$ |
| Address Setup Time | TAS | 2.0 | - | - | $\mu \mathrm{S}$ |
| Data Setup Time | TDS | 2.0 | - | - | $\mu \mathrm{S}$ |
| $\overline{\text { PGM Program Pulse Width }}$ | TPWP | 95 | 100 | 105 | $\mu \mathrm{S}$ |
| $\overline{\text { PGM Erase Pulse Width }}$ | TpWE | 95 | 100 | 105 | mS |
| Data Hold Time | TDH | 2.0 | - | - | $\mu \mathrm{S}$ |
| $\overline{\text { OE Setup Time }}$ | Toes | 2.0 | - | - | $\mu \mathrm{S}$ |
| Data Valid from OE | Toev | - | - | 150 | nS |
| $\overline{\text { OE High to Output High Z }}$ | TDFP | 0 | - | 130 | nS |
| Address Hold Time after $\overline{\text { PGM }}$ High | TAH | 0 | - | - | $\mu \mathrm{S}$ |
| Address Hold Time (Erase) | TAHE | 2.0 | - | - | $\mu \mathrm{S}$ |
| $\overline{\mathrm{CE}}$ Setup Time | TCES | 2.0 | - | - | $\mu \mathrm{S}$ |

Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

TIMING WAVEFORMS
AC Read Waveform


Erase Waveform


Timing Waveforms, continued
Programming Waveform


SMART PROGRAMMING ALGORITHM


SMART ERASE ALGORITHM


ORDERING INFORMATION

| PART NO. | ACCESS <br> TIME <br> $(\mathbf{n S})$ | POWER SUPPLY <br> CURRENT MAX. <br> $(\mathbf{m A})$ | STANDBY Vcc <br> CURRENT MAX. <br> $(\mu \mathbf{A})$ | PACKAGE |
| :--- | :---: | :---: | :---: | :---: |
| W27C010-70 | 70 | 30 | 100 | 600 mil DIP |
| W27C010-15 | 150 | 30 | 100 | 600 mil DIP |
| W27C010S-70 | 70 | 30 | 100 | 450 mil SOP |
| W27C010S-15 | 150 | 30 | 100 | 450 mil SOP |
| W27C010P-70 | 70 | 30 | 100 | $32-$ pin PLCC |
| W27C010P-15 | 150 | 30 | 100 | $32-$ pin PLCC |

Notes:

1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

## PACKAGE DIMENSIONS

## 32-pin P-DIP



| Symbol | Dimension in Inches |  |  | Dimension in mm |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. | Min. | Nom. | Max. |
| A | - | - | 0.210 | - | - | 5.33 |
| $\mathrm{~A}_{1}$ | 0.010 | - | - | 0.25 | - | - |
| $\mathrm{A}_{2}$ | 0.150 | 0.155 | 0.160 | 3.81 | 3.94 | 4.06 |
| B | 0.016 | 0.018 | 0.022 | 0.41 | 0.46 | 0.56 |
| $\mathrm{~B}_{1}$ | 0.048 | 0.050 | 0.054 | 1.22 | 1.27 | 1.37 |
| C | 0.008 | 0.010 | 0.014 | 0.20 | 0.25 | 0.36 |
| D | - | 1.650 | 1.660 | - | 41.91 | 42.16 |
| E | 0.590 | 0.600 | 0.610 | 14.99 | 15.24 | 15.49 |
| $\mathrm{E}_{1}$ | 0.540 | 0.550 | 0.555 | 13.84 | 13.97 | 14.10 |
| $\mathrm{e}_{1}$ | 0.090 | 0.100 | 0.110 | 2.29 | 2.54 | 2.79 |
| L | 0.120 | 0.130 | 0.140 | 3.05 | 3.30 | 3.56 |
| a | 0 | - | 15 | 0 | - | 15 |
| $\mathrm{e}_{\mathrm{A}}$ | 0.630 | 0.650 | 0.670 | 16.00 | 16.51 | 17.02 |
| S | - | - | 0.085 | - | - | 2.16 |

Notes:

1. Dimensions $D$ Max. \& $S$ include mold flash or 1. Dimensions $D$
tie bar burrs.
2. Dimension E1 does not include interlead flas
3. Dimensions D \& E1 include mold mismatch a
. Dimensions D \& $E 1$ include mold mismatch a
are determined at the mold parting line.
4. Dimension B1 does not include dambar
protrusion/intrusion.
5. Controlling dimension: Inches.
6. General appearance spec. should be based ।
final visual inspection spec.
final visual inspection spec.

## 32-pin SO Wide Body



Package Dimensions, continued

## 32-Lead PLCC



| Symbol | Dimension in Inches |  |  | Dimension in mm |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. | Min. | Nom. | Max. |
| A | - | - | 0.140 | - | - | 3.56 |
| $\mathrm{~A}_{1}$ | 0.020 | - | - | 0.50 | - | - |
| $\mathrm{A}_{2}$ | 0.105 | 0.110 | 0.115 | 2.67 | 2.80 | 2.93 |
| $\mathrm{~b}_{1}$ | 0.026 | 0.028 | 0.032 | 0.66 | 0.71 | 0.81 |
| b | 0.016 | 0.018 | 0.022 | 0.41 | 0.46 | 0.56 |
| C | 0.008 | 0.010 | 0.014 | 0.20 | 0.25 | 0.35 |
| D | 0.547 | 0.550 | 0.553 | 13.89 | 13.97 | 14.05 |
| E | 0.447 | 0.450 | 0.453 | 11.35 | 11.43 | 11.51 |
| e | 0.044 | 0.050 | 0.056 | 1.12 | 1.27 | 1.42 |
| $\mathrm{G}_{\mathrm{D}}$ | 0.490 | 0.510 | 0.530 | 12.45 | 12.95 | 13.46 |
| $\mathrm{G}_{\mathrm{E}}$ | 0.390 | 0.410 | 0.430 | 9.91 | 10.41 | 10.92 |
| $\mathrm{H}_{\mathrm{D}}$ | 0.585 | 0.590 | 0.595 | 14.86 | 14.99 | 15.11 |
| $\mathrm{H}_{\mathrm{E}}$ | 0.485 | 0.490 | 0.495 | 12.32 | 12.45 | 12.57 |
| L | 0.075 | 0.090 | 0.095 | 1.91 | 2.29 | 2.41 |
| y | - | - | 0.004 | - | - | 0.10 |
| $\boldsymbol{\theta}$ | $0 \infty$ | - | $10 \infty$ | $0 \infty$ | - | $10 \infty$ |



Notes:

1. Dimensions D \& E do not include interlead flash.
2. Dimension b does not include dambar protrusion/intrusion
3. Controlling dimension: Inches
4. General appearance spec. should be based dima visual inspection sepc
