

OKI Semiconductor

This version: Jan. 1998 Previous version: Nov. 1996

MSM7503

Multi-Function PCM CODEC

GENERAL DESCRIPTION

The MSM7503 is a high performance, low power CODEC LSI device integrating a 2-wire time division transmission (ping-pong transmission) interface function and has a basic function of man-machine interface to that of the MSM7502.

The MSM7503 operates from single 5 V power supply and is ideal for digital telephone terminals such as pushbutton telephone sets and digital PBXs.

The MSM7503 ping-pong transmission interface supports a bidirectional communication of up to 800 m long on the 2-wire twisted pair line, and can send and receive voice data at 64 kbps and control data at 16 kbps.

The man-machine interface consists of analog speech path, key-scanner, tone generators, CODEC meeting the μ/A companding law, and processor interface, which are controlled via 8-bit data buses.

FEATURES

• Single +5 V Power Supply

• Low Power Dissipation

Power ON Mode : 50 mW Typ. 100 mW Max. Power Down Mode : 15 mW Typ. 30 mW Max.

• Pin-Pong Transmission : Burst of 8 kHz, Transmission of 256 kbps,

AMI coding, 2-wire time division transmission

Transmission data configuration
 Transmit Start bit (1 bit), K-bit (1 bit),

Control bit (2 bits), Voice bit (8 bits), DC balance bit (1 bit), totalling 13 bits

Receive Sync bit (4 bits), K-bit (1 bit),

Control bit (2 bits), Voice bit (8 bits), DC balance bit (1 bit), totalling 16 bits

Control Data Interface supports synchronous and asynchronous communications

• Built-in Power-on Reset by the power supply voltage monitoring

• Output of the ping-pong transmission monitoring signal

CODEC complied by the ITU-T companding law

• Calling Tone Interval : Controlled by processor

Calling Tone Combination
 Calling Tone Volume
 Controlled by processor, 6 modes
 Controlled by processor, 4 modes

Ringing Tone Interval : Controlled by processor

Ringing Tone Frequency
 Ringing Tone Level
 Controlled by processor, 6 modes
 Controlled by processor, 4 levels

• Built-in PB Tone Generator

Built-in Speech path Control Switches

General Latch Output for External Control: 2 bits
 Watch-dog Timer: 500 ms

• Scanning I/O


Output : 8 bits Input : 8 bits

• Direct Connection to Handset $: 1.2 \text{ k}\Omega \text{ driving available}$


- Built-in Pre-amplifier for Loud-speaker
- Hand-free Interface
- μ-law/A-law Switchable CODEC
- LCD Deflection Angle Voltage : Controlled by processor, 8 levels
- Package:

80-pin plastic QFP (QFP80-P-1420-0.80-BK) (Product name: MSM7503GS-BK)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



80-Pin Plastic QFP

PIN AND FUNCTIONAL DESCRIPTIONS

LA, LB

General latch outputs for external control.

Statuses of these outputs are controlled via the processor interface. Refer to the description of the control data for details. These outputs provide the capability to drive one TTL.

DG

Digital Ground.

DG is separated from the analog ground AG inside the device. But, DG should be connected as close to the AG pin on PCB as possible.

AG

Analog Ground.

SA₀

Sounder (calling tone) driving outputs.

Through processor control, the calling tone volume is selectable from 4 levels and one of six tone combinations is selectable. Initially, the calling tone volume is set at a maximum and the tone combination is set at a 16 Hz Wamble tone by a combination of 1 kHz and 1.3 kHz.

The SA0 outputs pulse waveforms using DG as a reference potential.


RMI, RMO0, RMO1

Receive main amplifier input and outputs.

RMI is the inverted input and RMO0 and RMO1 are the outputs of the receive main amplifier. The output signal on RMO1 is inverted against RMO0 by a gain 1 (0 dB), so the earphone of a handset is directly connected between RMO0 and RMO1. During the system power down, the RMO0 and RMO1 outputs are in a high impedance state. The receive main amplifier gain is determined by a resistor connected between RPO and RMI, and a resistor connected between RMI and RMO0. The receive main amplifier gain varies between 0 and +20 dB in effect. A piezo-receiver with an impedance greater than 1.2 k Ω is available.

If the adjusting of receive path frequency characteristics is required, insert the following circuit for adjustment. During the whole system Power ON, the speech path from RMI to RMO0 and RMO1 is disconnected and the output of RMO0 and RMO1 is at the SG level (VA/2). The speech path is provided by processor control.

A circuit example for adjustment of frequency characteristics



Main amplifier gain without capacitors

$$G = \frac{R2}{R1}$$

SPI

Addition input of speaker amplifier.

The typical gain between SPI and SPO is 0 dB. But, the 2-stage gain amplifier allows to set up a gain between 0 dB and -18 dB in a 6 dB step, or a gain between 0 dB and -28 dB in a 4 dB step through processor control. The input resistance of SPI is typically 20 k Ω to 150 k Ω (it varies by gain setting).

SPO

Output of pre-amplifier for speaker.

Since the driving capability is $2.4\,V_{PP}$ for the load of $20\,k\Omega$, SPO can not directly drive a speaker. During the whole system power down mode, SPO is at an analog ground level. During the whole system power on mode, SPO is in a non-signal state (SG level), and a receive voice signal, R-tone, F-tone, hold acknowledge tone, PB signal acknowledge tone, and sounder tone are output from the speaker by processor control.

When the speaker is used as a sounder, the sounder tone is output via the SPO pin by connecting the SPI input with the sounder output (SA0 or SA1). In addition, when the AD-converted sounder tone is sent from the main device, the sounder tone is output via the SPO pin since the CAO pin for CODEC output is internally connected.

R1I, R2I, RPO

R1I and R2I are for the inputs and RPO is for the output of the receive pre-amplifier.

Normally, R1I is connected via an AC-coupling capacitor to the CODEC analog output (CAO), and R2I is used as the mixing signal input pin.

The typical gain between R1I and PRO is -6 dB. Through processor control, gains are variable from -14 dB to 0 dB in 2 dB steps. In addition, the receive pad can control the gain of -9, -6, -3, or 0 dB. The gain between R2I and RPO is fixed to 0 dB.

During the whole system power-on mode, the RPO output is in non-signal state, and speech signal, R-tone, F-tone, PB acknowledge tone, side tone signal are output by processor control. During the whole system power-down mode, the RPO output is the analog ground level. The input resistance of R1I is typically between 20 k Ω and 100 k Ω (it varies by gain setting). The input resistance of R2I is typically 20 k Ω .

MLDYI

Hold tone signal input.

For example, the output of external melody IC is connected to this pin. Through processor control, the signal applied to MLDYI is output from the TO output pin as a hold tone on the transmit path, and from the SPO output pin as a hold acknowledge tone on the receive path. The typical gain between MLDYI and TO is -2 dB. Through processor control, a gain between -2 dB and -11 dB is also settable at 3 dB steps. The typical gain between MLDYI and SPO is -3 dB. Through processor control, a gain between -3 dB to -31 dB is also settable at 4 dB steps. MLDYI is a high impedance input, so insert an about $100 \text{ k}\Omega$ bias resistor between MLDYI and SGT.


TPBI, TO

TPBI is the input and TO is the output of the transmit pre-amplifier (B).

When the handset is used, TPBI is connected to the transmit pre-amplifier (A) output pin (TPAO). If adjustment of frequency characteristics on the transmit path is required, insert a circuit for adjustment of characteristic between TPAO and TPBI. Through processor control, the signal applied to this pin is output via the TO pin on the transmit path and its side tone via the RPO pin. During the whole system power down mode, TO is at an analog ground level. The typical gain between TPBI and TO is +17.7 dB. Through processor control, a gain between +17.7 dB and +8.7 dB is also settable at 3 dB steps.

The typical gain between TPBI and RPO is +3.0 dB. Through processor control, a gain between -9 dB and +9 dB is variable in 3 dB steps. Changing the gain between TPBI and TO may change the gain between TPBI and RPO. TPBI is a high impedance input, so insert an about 100 k Ω resistor between TPBI and SGT.

A circuit example for adjustment of frequency characteristics



MPAI, MPAO

Handfree microphone pre-amplifier (A) input and output.

MPAI is the input and MPAO is the output. The speech path between MPAI and MPAO is always active regardless of processor control. During the whole system power saving mode, MPAO is at an analog ground level. The gain between MPAI and MPAO is typically +20 dB. Through processor control, gains between +14 dB and +11 dB are also settable. MPAI is a high impedance input, so insert an about 100 k Ω between MPAI and SGT.

MPBI, MPBO

The handfree microphone (B) input and output.

MPBI is the inverted input and MPBO is the output. With an external resistor, the amplifier gain is adjusted in the range between –25 dB and +25 dB. A signal on the MPBO is output via the TO pin through processor control. During the whole system power down mode, MPBO is at an analog ground level. The gain between MPBO and TO is fixed to 0 dB.

TPAI, TPAO

The transmit pre-amplifier (A) input and output.

TPAI is the input and TPAO is the output. TPAI should be connected to the microphone of handset via an AC-coupling capacitor if the DC offset appears at a transmit signal (offset from SGT). The transmit path from TPAI to TPAO is always active regardless of processor control. During the whole system power down mode, TPAO is at an analog ground level. The gain between TPAI and TPAO is fixed to 20 dB.

SGT

Transmit path signal ground.

SGT outputs half the supply voltage. During the whole power down mode, SGT output is in a high impedance state.

SGC

Bypass capacitor connecting pin for a signal ground level. Insert a $0.1~\mu F$ high performance capacitor between SGC and AG.

VA, VD

+5 V power supply.

VA is for an analog circuit and VD is for a digital circuit. Both VA and VD should be connected to the +5 V analog path of the system.

CAI, CAO

CODEC analog input and output.

CAI is the analog input of CODEC to be connected to the TO pin. If the DC offset voltage on the TO signal is great, CAI should be connected via AC-coupling capacitor. At this time, insert an about $100 \text{ k}\Omega$ bias resistor between CAI and SGT.

CAO is the analog output of CODEC. CAO should be connected to R1I via AC-coupling capacitor.

A bias resistor is not required to R1I. During the whole system or CODEC power down mode, CAO is at the SG voltage level.

PO0, PO1, PO2, PO3, PO4, PO5, PO6, PO7

Scanning outputs.

These output pins need external pull-up resistors because of their open-drain circuits. But, when these are used in combination with PIO to PI7, pull-up resistors are not required. Through processor control, these outputs can be set open or to digital "0". Initially, these outputs are set at an opened state.

PI0, PI1, PI2, PI3, PI4, PI5, PI6, PI7

Scanning inputs. In the READ mode, data on PI0 to PI7 can be read out of the processor via data bus (DB0 to DB7).

Since these inputs are pulled up inside the IC, external resistors are not required.

DB0, DB1, DB2, DB3, DB4, DB5, DB6, DB7

Data bus I/O pins.

These pins are configured as an output during the READ mode only and as an input during other modes.

T1N, T2N

Line transmit signal output.

Signals which consist of a total of 13 bits configured by the start bit (fixed at "1"), the K bit (fixed at "1"), the D bits (control data of two bits), the transmit B bits (eight for voice and data) and the DC bit (1 bit for the DC balance) at the bit rate of 256 kHz are output in burst mode from the T1N pin and the T2N pin in turn at intervals of 125 μsec . These output signals become the AMI code with a duty of 50% in the line coding configuration by connecting to the line via a transformer etc. In the output timing of the T1N and T2N pins, the top bit of the signal is output after receiving a 16-bit signal.

R1N, R2N

Line receive signal input.

Line signals (50% duty AMI code) which consist of a total of 16 bits configured by the frame synchronous bits (four bits with "1"), the K bit (one bit for polling), the D bits (control data of two bits), the receive B bits (eight bits for voice and data), and the DC bit (bit for DC balance) have been transmitted in burst mode at the bit rate of 256 kHz at interval of 125 μ sec. These signals should be input in the R1N pin and the R2N pin after separating then into the polarity of "+" and "-".

SYNC

Synchronous signal (8 kHz) output.

This synchronous signal is generated by dividing the oscillator output of 8.192 MHz, applying the frame synchronous bit included in the line signal as a reference phase. This signal also sent to the tone generator and the CODEC inside the device. All timing signals of the CODEC are synchronized by this signal.

CLK₁

64 kHz CLK signal output synchronized to the SYNC signal output.

This signal is connected to the CODEC inside the device and is used as a bit clock for receiving and sending the PCM I/O data from and to the ping-pong transmission interface. When an external signal is input to the BHW pin, or when the FHW pin outputs signals for the external circuit, the timing should be set by the CLK1 signal. This signal is always output in the power ON mode.

CLK₂

16 kHz CLK signal output synchronized to the SYNC signal output.

This signal can be used for the input or output of the control signal (BD input or FD output) of 16 kbps. This signal is always output in the power ON mode.

CLK3

CLK signal output of 256 kHz synchronized to the SYNC signal.

This signal can be used when the control signal of 16 kHz is input or output from or to the external device by the start-stop synchronization. This signal is always output in the power ON mode.

CLC

Control signal input for phase-inverting the 256 kHz CLK signal which is output form the CLK3 pin.

If the reference phase is set by setting CLC to "0", the CLK signal of 256 kHz is phase-inverted against the reference phase by setting CLC to "1".

FHW

The output of the extracted B-bit (8-bit sequence) from receive signals which are input to R1N and R2N.

This signal is output synchronizing to the rising edge of a CLK1 (64 kHz) output signal beginning with the rising edge of a SYNC output signal.

Since this pin is connected to the D/A converter of the CODEC inside device, the B bits of receive signals are decoded to analog signals.

BHW

Input to the B bit slot of line signals transmitted from the T1N and T2N pins.

The input signal to this pin must be synchronized to the CLK1 output signal (64 kHz) beginning with the rising edge of the SYNC output signal. The input signal is shifted at the falling edge of CLK1.

In the case of inserting the voice data into the transmit B bit, the PCM output of the CODEC is connected to this input pin, and inserting the voice data into the B bit slot is enabled by setting SW12 to ON through processor control. In this case the BHW pin is used as an output pin, so external signals can not be input to this pin. This is an input and output pin of an open drain type with a pulled-up resistance of $5~\mathrm{k}\Omega$.

FD

The signal output of the extracted Control bit (2-bit sequence at 16 kbps) from line signals which are input to the R1N and R2N pins.

This signal is output synchronizing to the rising edge of a CLK2 output signal beginning with the rising edge of the SYNC output signal.

FD is an output pin of an open drain type with a pulled-up resistance of about $10 \text{ k}\Omega$.

FK

The signal output of the extracted K bit (8 kbps) from the line receive signals which are input to the R1N and R2N pins.

This signal is output synchronizing to the rising edge of a SYNC output signal. FK is an output pin of an open drain type with a pulled-up resistance of about $10 \text{ k}\Omega$.

BD

Input to the D bit (2-bit sequence at 16 kbps) of line signals transmitted from the T1N and T2N pins. When the BDS control pin is in "0", this pin enters the synchronous mode and data must be input to this pin synchronizing with CLK2 (16 kHz).

When the BDS control pin is set to "1", this pin enters the asynchronous data input mode and the asynchronous data of 11 bits including the start bit and stop bit can be input at data rate of 16 kbps.

BDS

Control signal input for selection of the synchronous mode or asynchronous mode for control data (D-bit) input.

When being at "0" level, this pin enters the synchronous data input mode, when being at "1" level, this pin enters the asynchronous data input mode.

PS

Monitoring signal output for the state of the ping-pong transmission. When frames are synchronized (in normal operation) after receiving more than three consecutive frame synchronous signals which are included in the line receive signal sequence, this pin outputs "1".

Otherwise, this pin outputs "0". PS is an output of an open drain type with pulled-up resistance of about $10 \ k\Omega$.

X1, X2

CLK oscillator circuit input and output. X1 is input and X2 is output. A crystal oscillator of 8.192 MHz should be connected between X1 and X2. If the frequency deviation in CLK oscillation is great with respect to the receive data rate, the noise of the CODEC increases. The oscillation frequency deviation in CLK should be kept in ± 20 ppm or less.

XOUT

8.192 MHz CLK signal output.

If capacitance load is given to the output, the current consumption will increase. About $0.03 \, \text{mA/pF}$.

AD0, AD1

Address data inputs for the internal control registers.

Addressing of the internal control registers is executed by AD0 and AD1 and sub address data, DB7 and DB6.

	AD1	AD0	DB7	DB6	Function
			0	0	ON/OFF controls of sounder, R-Tone, F-Tone
			0	1	Level/Frequency controls of sounder, R-Tone
	0	0	1	0	PB tone control
			1	1	Controls of internal speech path switch and general latch Watchdog timer reset
			0	0	Controls of receive gain and side tone gain
WDITE	^	4	0	1	Controls of transmit hold tone, PB tone, handfree input, handset inputs gain
WRITE	0	ı	1	0	Controls of speaker pre-amplifier gain and additional speaker gain
			1	1	Controls of receive PAD and incoming tone input gain
	1	0	_	_	Scanning output control
	1	1	0	0	Scanning interrupt reset
	1	1	0	1	LCD deflection angle control voltage setting
	1	1	1	0	Power ON/OFF control
	1	1	1	1	CODEC control (Controls of companding law and digital loop)
READ	1	0	_		Scanning data read-out

WRN

Write signal for internal control registers.

Data on the data bus is written into the registers at the rising edge of WRN under the condition of digital "0" of CEN (Chip Enable). While CEN is in digital "1" state, WRN becomes invalid. The Write cycle is a minimum of 2 μ s regardless of the presence or absence of clock signals.

RDN

Read signal input to read PI0 to PI7 out of the processor.

When CEN and RDN are in digital "0" state, the digital values on PI0 to PI7 are output onto the data buses DB0 to DB7. While CEN is in digital "1" state, the RDN signal becomes invalid.

CEN

Chip Enable signal input.

When CEN is in digital "0" state, WRN and RDN are valid.

VLCD

By processor control, VLCD outputs a DC voltage between 0 and 1.4 V is about 0.2 V step. This is used to control the deflection angle of the LCD display. VLCD has the internal resistance value of about 1 k Ω , so the external load of over 100 k Ω should be used. During initialized state, VLCD outputs the voltage of 0 V.

LRSTN

Reset signal output for external circuit.

This reset signal output pin goes to "0" level when the power supply is approximately more than 4.0 V or when the TEST pin is at digital "0" level and the watchdog timer (WDT) outputs a signal.

The WDT output does not affect the LSRTN output when TEST pin is at digital "1" level.

The LRSTN signal is also used as a reset signal for internal registers.

When LRSTN is at "0" level, all internal control registers are initialized.

The internal WDT outputs a 500 ms cycle signal when the LRSTN is at digital "1" and the processor does not send a timer reset signal.

Refer to the figure 1 for the output timing of this output.

TEST

Control signal input for deciding valid/invalid of reset control from the internal WDT output. When this input pin is at digital "0" level, the LRSTN output goes to "0" level. When this input pin is at "1" level, the internal WDT does not affect the LSRTN output.

CTEST

Test pin for shipment testing. This pin should be set to "0" level.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V_{DD}	AG, DG = 0 V	0 to 7	V
Analog Input Voltage	V _{AIN}	AG, DG = 0 V	-0.3 to V _{DD} + 0.3	V
Digital Input Voltage	V _{DIN}	AG, DG = 0 V	-0.3 to V _{DD} + 0.3	V
Storage Temperature	T _{STG}	_	-55 to 150	°C

RECOMMENDED OPERATING CONDITIONS

	Parameter	neter Symbol Condition		Min.	Тур.	Max.	Unit
Pov	wer Supply Voltage	V_{D}	VA, VD (Voltage must be fixed)	4.75	5.0	5.25	V
Operating Temperature Range		Ta	_	-10	25	70	°C
Inp	ut High Voltage	V _{IH}	All Digital Input Pins	2.2	_	V_{DD}	V
Inp	ut Low Voltage	V_{IL}	All Digital Input Pins	0	_	0.8	V
Dig	ital Input Rise Time	t _{lr}	All Digital Input Pins	_	_	50	ns
Dig	ital Input Fall Time	t _{lf}	All Digital Input Pins	_	_	50	ns
		R_{DL}	P00 to P07	10	_	_	kΩ
Dia	ital Output Load	•	P00 to P07		_	100	nГ
9		C_{DL}	Other digital output pins except P00 to P07	_	_	10	→ pF
	Oscillating Frequency			_	8.192	_	MHz
Oscillator	Allowable Frequency Deviation		25°C ±3°C	-50	_	50	ppm
	Temperature Characteristics			-50	_	50	ppm
rystal	Equivalent Series Resistance			_	_	80	Ω
2	Production Load Capacitance				16	_	pF

Recommend Operating Conditions (Analog Interface)

Parameter	Symbol	Cond	ition	Min.	Тур.	Max.	Unit
		TPAO, MPAO, MPI	00				
Analog Load Desigtance		RPO, SPO, CAO		20	_	_	kΩ
Analog Load Resistance	R _{AL}	RM00, RM01 with	respected to	0.6			K\$2
		SG Level	0.6	_	_		
		TPAO, MPAO, MPI			30	nE	
Analog Load Capacitance	C _{AL}	RPO, SPO, CAO			30	pF	
		RM00, RM01			70	nF	
		TPAI, TPBI, MPAI		-10	_	10	
Allowable Analog Input Offset Voltage	V _{off}	MLDY	With respect	-50	_	50	mV
		R1I, R2I, SPI	to SG	-25	_	25	IIIV
		CAI		-100	_	100	

Recommended Operating Conditions (Processor Digital Interface)

Parameter	Symbol	Conditi	on	Min.	Тур.	Max.	Unit	
Write Pulse Period	Pw	WRN			2000	_	_	ns
Write Pulse Width	Tw	WRN		100	_	_	ns	
Read Pulse Width	T _R	RDN		200	_	_	ns	
Address Data Setup Time	t _{AW1}	AD0, AD1→WRN		80	_	_	ns	
	t _{AR1}	AD0, AD1→RDN		80		_	ns	
Address Data	t _{AW2}	WRN→AD0, AD1		50	_	_	ns	
Hold Time	t _{AR2}	RDN→AD0, AD1	See Fig.2	50	_	_	ns	
OFN Cature Times	t _{CW1}	t _{CW1} CEN→WRN		80	_	_	ns	
CEN Setup Time	t _{CR1}	CEN→RDN		80	_	_	ns	
OFNILL LLT'	t _{CW2}	WRN→CEN		50	_	_	ns	
CEN Hold Time	t _{CR2}	RDN→CEN		50		_	ns	
Data Setup Time	t _{DW1}	t _{DW1} DB0 to 7→WRN		110	_	_	ns	
Data Hold Time	t _{DW2}	WRN→DB0 to 7		20	_	_	ns	

Recommended Operating Conditions (Ping-Pong transmission Interface)

Parameter	Symbol	Condition	on	Min.	Тур.	Max.	Unit
B Signal Set-up Time	T _{SBHW}	BHW Input	See Fig. 3	50	_	_	ns
B Signal Hold Time	T _{HBHW}	BHW Input	See Fig. 3	50	_	_	ns
D Signal Set-up Time	T _{SBD}	BD Input	See Fig. 4	50	_	_	ns
D Signal Hold Time	T _{HBD}	BD Input	See Fig. 4	50	_	_	ns
Receive Data Cycle Time	T _{CB}	R1N, R2N	See Fig. 5	_	3.906	_	μs
Receive Data Width	T _{WB}	Width of "L" at R1N and R2N	See Fig. 5	1.35	1.953	2.5	μs
Receive Flame Cycle Time	T _{FM}	_	See Fig. 5	_	125	_	μs

ELECTRICAL CHARACTERISTICS

DC and Digital Interface Characteristics

 $(V_{DD} = 5 \text{ V } \pm 5\%, \text{ Ta} = -10^{\circ}\text{C to } 70^{\circ}\text{C})$

			עטי) – ט	v ±0 /0, 10	- 10 0 10	, , ,
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
	I _{DD1}	Operating Mode (No Signal, Sounder OFF)	_	10	20	mA
Power Supply Current	I _{DD2}	Whole system Power Down	_	3	6	mA
	I _{DD3}	CODEC Power Down	_	7	14	mA
Power Supply Voltage Detection	V _{th}	Power Supply Voltage at LRSTN = 1, See Fig. 1	3.9	_		V
Power Supply Voltage Non-Detection	V _{tl}	Power Supply Voltage at LRSTN = 0, See Fig. 1	_	_	3.8	V
Input High Voltage	V _{IH}	_	2.2	_	V_{DD}	V
Input Low Voltage	V _{IL}	_	0.0	_	0.8	V
High Input Leakage		Digital Pins except for PI0 to PI7	_	_	2.0	μΑ
Current	I _{IH}	PI0 to PI7 (Internal Pull-up Pins)	_	_	2.0	μΑ
Low Input Leakage		Digital Pins except for PI0 to PI7	_	_	0.5	μΑ
Current	I _{IL}	PI0 to PI7 (Internal Pull-up Pins)	10	_	25	μΑ
		Output Pins 1 *1 I _{OH} = 0.1 mA	2.4	_	V_{DD}	
Digital Output High	V _{OH}	Output Pins 2 *2 I _{OH} = 1.6 mA	2.4	_	V_{DD}	V
Voltage		All Output Pins I _{OH} = 1 μA	3.8	_	V_{PP}	
Digital Output Low Voltage	V _{OL}	I _{OL} = -1.6 mA	0.0	_	0.4	V
Digital Output Leakage Current	I ₀	DB0 to DB7 (Write Mode)	_	_	10	μА
Analog Output Offset	W	TPAO, MPAO	-200	_	200	m\/
Voltage	V _{off}	MPBO, TO, CAO, RPO, RM00, RM01, SP0	-100	_	100	mV
Input Capacitance	C _{IN}	_	_	5	_	pF
Analog Input Decistance	Б	TPAI, TPBI, MLDYI, RMI, MPAI, MPBI	_	10	-	MΩ
Analog Input Resistance	R _{IN}	R1I, R2I, SPI	10	_	_	kΩ
		CAI (fin : < 4 kHz)	_	1	_	$M\Omega$
SG Voltage	_	_	VA/2 -0.05	VA/2	VA/2 +0.05	V
CC Drive Current	I _{SGF}	FORCE Current	1.0	1.5	_	A
SG Drive Current	I _{SGS}	SINK Current	0.3	0.5	_	mA
Equivalent Pull-up Resistance	R _{PULL}	PI0 to PI7, V _I = 0 V	200	370	500	kΩ

Notes: *1 BHW, FK, FD, PS

^{*2} SYNC, CLK1, CLK2, CLK3, T1N, T2N, XOUT, LA, LB, LRSTN, DB0 TO DB7

Digital Interface Characteristics

 $(V_{DD} = 5 \text{ V } \pm 5\%, \text{ Ta} = -10^{\circ}\text{C to } 70^{\circ}\text{C})$

					` 55	V ±3%, 1a			
Parameter	Symbol	Condition			Min.	Тур.	Max.	Unit	
Digital Output (Latch) Delay Time	t _{pd LA}	WR→LA, LB See Fig. 2			0.2	_	1.5	μS	
Key Scanning Output Delay Time	t _{pd scn}		WR \rightarrow P00 to P07 See Pull-up resistance 10 k Ω Fig. 2			_	1.5	μS	
Digital Output (Data) Delay Time	t _{pd data}	RD→DB0~DB7	Se	e Fig. 2	10	20	100	ns	
Delay Time of Power	t _{dRST1}	LRSTN 0→1	Se	e Fig. 1	_	128	_	ms	
Supply Voltage Detect	t _{dRST2}	LRSTN 1→0		o rig. r	_	0.01	_	μS	
Dalay Times of LDCTN	T_{WDT}				_	500	_	ms	
Delay Time of LRSTN due to WDT	t _{dRST3}		Se	e Fig. 1	1	0.85	_		
	t _{WRST}					1.7	_	μS	
	t _{dSCK1}	SYNC→CLK1	Se	e Fig. 3	366	_	488		
CLK Output Delay Time	t _{sSCK2}	SYNC→CLK2	See Fig. 4			_	488	ns	
	t _{dSCK3}	SYNC→CLK3	36	e rig. 4	366	_	488		
B Signal Delay Time	t_{dFHW}	CLK1→FHW	Se	e Fig. 3	1	10	_	ns	
D Signal Output Delay Time	turn	CLIVO . FD	Coo Fig. 4	L→H		340	_	ns	
D Signal Output Delay Time	t _{dFD}	CLK2→FD	See Fig. 4	H→L		10	_	115	
K Signal Output Delay Time	t _{dFK}		Coo Fig. 4	L→H	1	740	_	ns	
N Signal Output Delay Time	rafK		See Fig. 4	H→L	1	500	_	115	
SYNC Output Frequency	f _{SYNC}					8	_	kHz	
SYNC Output Width	T _{WSYNC}				_	16.6		μs	
CLK1 Output Frequency	f _{CLK1}					64	_	kHz	
CLK2 Output Frequency	f _{CLK2}				_	16	_	kHz	
CLK3 Output Frequency	f _{CLK3}				_	256	_	kHz	
CLK Output Duty Ratio	_	CLK1, CI	K2, CLK3		_	50	_	%	
Line Output Signal Width	t _{WF}	T1N, T2N "L" Wid	th Se	e Fig. 5	_	1.953	_	μs	
Clock Output Jitter Width		,	LK1, CLK2 en use Xtal		_	250	_	ns	

AC Characteristics 1 (CODEC)

 $(V_{DD} = 5 \text{ V } \pm 5\%, \text{ Ta} = -10^{\circ}\text{C to } 70^{\circ}\text{C})$

-					(• 00 •	V ±0 /0, 10		
Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
	Loss T1	60			20	27	_	
	Loss T2	300	1		-0.20	0.07	0.20	1
Transmit Frequency	Loss T3	1020			Reference			1
Response	Loss T4	2020	0		-0.15	-0.03	0.20	dB
	Loss T5	3000			-0.15	0.06	0.20	1
	Loss T6	3400			0.0	0.38	0.80	1
	Loss R1	300			-0.15	-0.03	0.20	
Receive Frequency	Loss R2	1020				Reference		1
Response	Loss R3	2020	0		-0.15	-0.02	0.20	dB
nesponse	Loss R4	3000			-0.15	0.15	0.20	1
	Loss R5	3400			0.0	0.56	0.80	1
	SD T1		3		35	43.0	_	
	SD T2		0		35	41.0		1
Transmit Signal to	SD T3	1020	-30	*1	35	38.0	_	dB
Distortion Ratio	SD T4		-40		29	31.0	_	
	SD T5		-45		24	26.5	_	1
	SD R1		3		37	43.0	_	
Receive Signal to	SD R2		0		37	41.0	_	dB
	SD R3	1020	-30	*1	37	40.0		
Distortion Ratio	SD R4		-40	•	30	34.0	_	
Distortion Ratio	SD R5		-45		25	31.0	_	1
	GT T1		3		-0.3	0.01	0.3	
	GT T2		-10		Reference			1
Transmit Gain	GT T3	1020	-40		-0.3	-0.05	0.3	dB
Tracking	GT T4		-50		-0.5	0.05	0.4	1
	GT T5		-55		-1.2	0.30	1.2	1
	GT R1		3		-0.3	0.0	0.3	
	GT R2		-10		0.0	Reference	0.0	1
Receive Gain	GT R3	1020	-40		-0.3	-0.10	0.3	dB
Tracking	GT R4		-50		-0.5	-0.30	0.5	1
	GT R5		-55		-1.2	-0.40	1.2	1
				AIN = SG μ		-73.5	-70	
	Nidle T	_	_	*1 A	_	-71	-68	1
dle Channel Noise	Nidle R	_	_	*1 *2	_	-78.0	− 75	dBm0p
	AV T	1000		CAI o BHW	0.5671	0.6007	0.6363	1/4
Absolute Amplitude	AV R	1020	0	$FHW \rightarrow CAO$	0.5671	0.6007	0.6363	Vrms
Absolute Delay Time	Td	1020	0	CAI → CAO BCLOCK = 64 kHz	_	0.58	0.60	ms

Notes: *1 The Psophometric weighted filter is used

*2 PCMIN input: idle CODE

AC Characteristics 1 (CODEC) (Continued)

 $(V_{DD} = 5 \text{ V } \pm 5\%, \text{ Ta} = -10^{\circ}\text{C to } 70^{\circ}\text{C})$

					(100 - 0	v ±0 /0, 1a	10 0 10	100)
Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
	t _{ad} T1	500		*3	_	0.19	0.75	
	t _{gd} T2	600			_	0.12	0.35	
Transmit Group Delay	t _{gd} T3	1000	0		_	0.02	0.125	ms
	t _{gd} T4	2600			_	0.05	0.125	
	t _{gd} T5	2800			_	0.08	0.75	
	t _{gd} R1	500			_	0.0	0.75	
	t _{gd} R2	600	1	*3	_	0.0	0.35	ms
Receive Group Delay	t _{gd} R3	1000	0		_	0.0	0.125	
	t _{gd} R4	2600			_	0.09	0.125	
	t _{gd} R5	2800			_	0.12	0.75	
Crosstalk Attenuation	CR T	1020	0	$CAI \rightarrow CAO$	70	78	_	- dB
U1055taik Attenuation	CR R	1020		FHW ightarrow BHW CAO left open	75	86	_	
Discrimination Out-of-band Signal	DIS	4.6 kHz to 72 kHz	-25	0 to 4000 Hz	30	32.0	_	dB
Out-of-band Signal Spurious	S	300 to 3400	0	4.6 kHz to 100 kHz	_	-37.5	-35	dBm0
Intermodulation Distortion	IMD	fa = 470 fb = 320	_/	2fa-fb	_	-52	-35	dBm0
Power Supply Noise	PSR T	0 to 50	50	*4	0.5	20		4D
Rejection Ratio	PSR R	kHz	mV _{pp}	4	25	30	_	dB

Notes:

^{*3} The minimum value of group delay only is defined as the reference value

^{*4} Measurement at the idle channel noise

AC Characteristics 2 (Transmit Path)

 $(V_{DD} = 5 \text{ V } \pm 5\%, \text{ Ta} = -10^{\circ}\text{C to } 70^{\circ}\text{C})$

						(-00 -	,		
Parameter	Symbol	Freq. (Hz)	Level (dBV)	Con	dition	Min.	Тур.	Max.	Unit
Pre-Amp Gain	GTPA			TPAI	-TPAO	18.0	20.0	22.0	dB
Transmit Path Gain	GTPB1	1020	TPBI-TO Set at typical gain 15.		TPBI-TO Set at typical gain		17.7	19.7	dB
Transmit Path Gain	RG1TPB			Setting, -3 dB		-5.0	-3.0	-1.0	
Setting (VOL8)	RG2TPB			than	−6 dB	-8.0	-6.0	-4.0	dB
Setting (VOLO)	RG3TPB			typical gain –9 dB		-11.0	-9.0	-7.0	
Microphone Pre-Amp Gain	GMPA			MPAI-MPAO Set at typical gain		18.0	20.0	22.0	dB
Microphone Pre-Amp	RG1MPA	1020	-24.0	Setting,	−6 dB	-8.0	-6.0	-4.0	I.D.
Gain Setting (VOL9)	RG2MPA			than typical gain	−9 dB	-11.0	-9.0	-7.0	dB
Additional Transmit Signal Gain	GTMX	1020	-4.0	MPB	80-T0	-2.0	0.0	2.0	dB
Cross Talk Attennation at Microphone Signal Path	TMX OFF	1020	-24	MPA	MPAI-TO		60	_	dB
In-Channel PB Signal Output Level	VPBT1	_			TO per wave set at typical gain		-17.4	-15.4	dBV
In-Channel PB Signal	GPBT1			Setting,	−3 dB	-5.0	-3.0	-1.0	
Output Level Setting	GPBT2	_	_	than	−6 dB	-8.0	-6.0	-4.0	dB
(VOL4)	GPBT3			typical gain	−9 dB	-11.0	-9.0	-7.0	
In-Channel PB Signal Frequency Deviation	DfPBT	_	_			-1.0	_	1.0	%
In-Channel PB Signal Distortion	THDPBT	_	_	In-band	Distortion	_	-35	-30	dB
Hold Tone Path Gain	GPAT				YI-TO pical gain	-4.0	-2.0	0.0	dB
Hold Tone Path Gain	RG1PAT	1020	-4.0	Setting,	−3 dB	-5.0	-3.0	-1.0	
Setting	RG2PAT			than	−6 dB	-8.0	-6.0	-4.0	dB
(V0L3)	RG3PAT			typical gain	−9 dB	-11.0	-9.0	-7.0	
Idle Channel Noise	NiTPA	_	_	TPAI:Terminated in 510 Ω Measured at TO TPAO-TPBI Directly connected Set at typical gain *5		_	-70	_	dBV
Maximum Output Voltage Swing	VOT	1020	_	MPA0	O, TO, , MPBO 20 kΩ	2.4	_	_	V _{pp}

Note: *5 Noise band width: 0.3 to 3.4 kHz, non weighted

AC Characteristics 3 (Receive Path)

 $(V_{DD} = 5 \text{ V } \pm 5\%, \text{ Ta} = -10 \text{ to } 70^{\circ}\text{C})$

		1				(vDD =	3 V ±370,	a = -10.00	70 0)
Parameter	Symbol	Freq. (Hz)	Level (dBV)	Cond	dition	Min.	Тур.	Max.	Unit
Receive Signal Path Gain	GRPA				ain is set 1I and RPO	-8.0	-6.0	-4.0	dB
	RGRPA1				–8 dB	-10.0	-8.0	-6.0	
	RGRPA2				−6 dB	-8.0	-6.0	-4.0	
Receive Signal	RGRPA3			Setting,	–4 dB	-6.0	-4.0	-2.0	
Path Gain Setting	RGRPA4	4000		than	−2 dB	-4.0	-2.0	0.0	dB
(VOL1)	RGRPA5	1020	-4.0	typical gain	2 dB	0.0	2.0	4.0	
,	RGRPA6				4 dB	2.0	4.0	6.0	
	RGRPA7				6 dB	4.0	6.0	8.0	
Receive PAD	RGPAD1			Setting,	−3 dB	-5.0	-3.0	-1.0	
Gain Setting	RGPAD2			than	−6 dB	-8.0	-6.0	-4.0	dB
(VOL10)	RGPAD3			typical gain		-11.0	-9.0	-7.0	
Additional Receive Signal Path Gain	GRMX	1020	-4.0	R2I ar	nd RPO	-2.0	0.0	2.0	dB
Side Tone Path Gain	GSIDE				Typical gain is set betweenTPBI and RPO		3.0	5.0	dB
	RGSIDE1				6 dB	4.0	6.0	8.0	
	RGSIDE2			Cotting	3 dB	1.0	3.0	5.0	
Side Tone Path Gain	RGSIDE3	1020	-14.0	Setting,	−3 dB	-5.0	-3.0	-1.0	
Setting	RGSIDE4			than	_6 dB	-8.0	-6.0	-4.0	dB
(VOL2)	RGSIDE5			typical gain	−9 dB	-11.0	-9.0	-7.0	
	RGSIDE6				−12 dB	-14.0	-12.0	-10.0	
Speaker Pre-Amp Gain	GSP				ain is set PO and SPO	-2.0	0.0	2.0	dB
	RGSP1				–4 dB	-6.0	-4.0	-2.0	
	RGSP2				-8 dB	-10.0	-8.0	-6.0	
Speaker Pre-Amp	RGSP3	1020	-4.0	Setting,	−12 dB	-14.0	-12.0	-10.0	
Gain Setting	RGSP4			than	−16 dB	-18.0	-16.0	-14.0	dB
(VOL5)	RGSP5			typical gain		-22.0	-20.0	-18.0	
. ,	RGSP6				-24 dB	-26.0	-24.0	-22.0	
	RGSP7				–28 dB	-30.0	-28.0	-26.0	
Additional Speaker Input Path Gain	GSPI	1020	-4.0		ain is set PI and SPO	-2.0	0.0	2.0	dB

AC Characteristics 3 (Receive Path) (Continued)

 $(V_{DD} = 5 \text{ V } \pm 5\%, \text{ Ta} = -10^{\circ}\text{C to } 70^{\circ}\text{C})$

						(• 00 – 0	v ±3 /0, 1a	- 10 0 10	100)
Parameter	Symbol	Freq.	Level (dBV)	Cond	dition	Min.	Тур.	Max.	Unit
Additional Speaker Input Path Gain Setting (VOL6)	RGSPI1 RGSPI2 RGSPI3	1020	-4.0	Setting, than typical gain	−6 dB −12 dB −18 dB	-8.0 -14.0 -20.0	-6.0 -12.0 -18.0	-4.0 -10.0 -16.0	dB
Hold Acknowledge Tone Path Gain	GPAR	1020	-4.0	Typical g	jain is set DYI and SPO	F 0	-3.0	-1.0	dB
	VPBRP			RPO po	er wave	-32.1	-30.1	-28.1	dBV
PB Acknowledge Tone Output Level	VPBSP		_		er wave pical gain	-30.2	-28.2	-26.2	dBV
PB Acknowledge Tone Frequency Difference	DfPBR	_	_	RPO	, SPO	-1.0	_	1.0	%
PB Acknowledge Tone Distortion	THDPBR	_	_	RPO	, SPO	_	-35	-30	dB
Incoming Tone Speaker Output Path Gain	GCAO				jain is set AO and SPO	-2.0	0.0	2.0	dB
Incoming Tone Speaker	RGCA01	1020	-20	Setting,	-10 dB	-12.0	-10.0	-8.0	
Output Path Gain Setting (VOL11)	RGCA02			than typical gain	-20 dB	-22.0	-20.0	-18.0	dB
	NiRP0	_	_	R1I Measure	:SG, d at RPO pical gain.	_	-86.0	_	dBV
Idle Channel Noise	NiSP0	_	_	Measure	:SG, ed at SPO pical gain.	_	-89.0		dBV
	NiRMO — R1I:SG, Gain 0 dB RM00, RM0B *5		_	-86.0	_	dBV			
Maximum Output Amplitude	Output Amplitude $\begin{array}{c cccc} & VOR & - & - & RPO, SPO \\ & RL = 20 \text{ k}\Omega \end{array}$		2.4	_	_	V _{pp}			
Maximum Output Amplitude	VOR	$\begin{array}{c c} & & \text{Resister of } 1.2 k\Omega \\ \hline \textbf{1020} & & \text{between RM00 and RM01} \\ & & \text{Measurement at each output} \end{array}$		00 and RM01	3.6	_	_	V _{pp}	
Cross Talk Attennation between Transmit Path and Receive Path	RX to TX	1020	-4	Between F	R1I and TO	4.5	55	_	dBV

Note: *5 Noise band width: 0.3 kHz to 3.4 kHz, non weighted

AC Characteristics 4 (Ringing Tone)

 $(V_{DD} = 5 \text{ V } \pm 5\%, \text{ Ta} = -10^{\circ}\text{C to } 70^{\circ}\text{C})$

Parameter	Symbol	Co	ndition		Min.	Тур.	Max.	Unit	
			Level S	etting 1	63	90	117		
R-Tone Output	VDTO	DD0	Level S	etting 2	84	120	156		
Amplitude (VOL7)	VRT0	RP0	Level S	etting 3	105	150	195	mV_{pp}	
			Level S	etting 4	126	180	234		
E Tana Outnut Ameritanda	VFTRP		RP0		112	160	208	mV _{pp}	
F-Tone Output Amplitude	VFTSP		SP0		7.5	11.0	14.5	порр	
0.7.			Coin	0 dB	154	220	286		
S-Tone Output	VSTSP	SP0	Gain	-10 dB	49	70	91	mV_{pp}	
Amplitude (VOL12)			Setting	-20 dB	12	17	22		
Frequency Deviation	D _{fT}		_		-0.5	_	-0.5	%	

AC Characteristics 4 (Sounder Output Circuit)

 $(V_{DD} = 5 \text{ V } \pm 5\%, \text{ Ta} = -10^{\circ}\text{C to } 70^{\circ}\text{C})$

Parameter	Symbol	Freq.	Level (dBV)	Condi	tion	Min.	Тур.	Max.	Unit
	VST1			Reference level	Vol.1	3.5	4	-	
Sounder Tone Output	VST2			of DG RLSA0	Vol.2	1	1.2	1.5	.,
Amplitude (VOL13)	VST3		_	is 40 $k\Omega$ or	Vol.3	0.25	0.44	0.6	V
. , ,	VST4			more.	Vol.4	0.2	0.27	0.35	
Output Resistance	ROSA0			_		_	2	_	kΩ
Output Load	RLSA0		With re	spect to DG		40	_	_	kΩ

LCD Defelection Angle Control Voltage Output

 $(V_{DD} = 5 \text{ V } \pm 5\%, \text{ Ta} = -10^{\circ}\text{C to } 70^{\circ}\text{C})$

			(100 0	. =0 /0,		
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
		DB2 DB1 DB0				
		1 1 1	1.1	1.4	1.7	
		1 1 0	0.9	1.2	1.5]
		1 0 1	0.7	1.0	1.3	1
Output Voltage	VLCD	1 0 0	0.5	0.8	1.1	V
		0 1 1	0.3	0.8	0.9	
		0 1 0	0.2	0.4	0.6	
		0 0 1	0.15	0.2	0.4]
		0 0 0	0.0	0.0	0.05	1
Output Resistance	ROLCD	_	_	1.0	_	kΩ
Output Load	RLLCD	To GND	100	_	_	kΩ

TIMING DIAGRAM Reset Signal Output Timing




Figure 1

Processor Interface Timing




Figure 2

B-bit signal I/O Timing




Figure 3

D-, K-bit Signal I/O Timing




Figure 4

Ping-Pong Transmission Signal Timing




Figure 5

FUNCTIONAL DESCRIPTION


Control Data Description

Sounder Calling Tone and tone ON/OFF control

WRITE Mode

		(Contro	ol Dat	а				Description for Control					Domonico	
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		Description		Remarks				
		1				0	0	Sounder output	ON	SW19	ON			Tone Output: SA0	
		0				0	0	Sounder output	OFF	SW19	OFF				
		1	n			0	1	Sounder output	ON	SW20	ON			Tone Output: SPO *1	
		0	0			0	1	Sounder output	OFF	SW20	OFF				
0	0	1		0	0	1	0	R-Tone	ON	SW13	ON				
U	U	0		U	0	1	0	R-Tone	OFF	SW13	OFF			Tone Output: RPO	
		1	•			1	1	F-Tone	ON(1 kHz)	SW14	ON,	SW15	OFF,	Tone Output. NFO	
		0	U			1	1	F-Tone	OFF	SW14	OFF,	SW15	OFF,		
		1	4			1	1	F-Tone	ON(1 kHz)	SW14	OFF,	SW15	ON,	Tone Output: SPO	
		0	ı			1	1	F-Tone	OFF	SW14	OFF,	SW15	OFF,		

^{*1:} This Sounder Output is sent at the timing shown below.



Level and frequency control of sounder and R-tone

WRITE Mode

		(ontro	ol Data	а				
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description for Control	Remarks
						0	0	SAO output sounder volume 1 (Large)	Sounder volume and tone
						0	1	SAO output sounder volume 2 (Middle)	are defind at a time.
						1	0	SAO output sounder volume 3 (Small 1)	At the initial setting, sounder
						1	1	SA0 output sounder volume 4 (Small 2)	volume 1 and sounder
		0	0	0	0			Sounder combination tone 1 (16 Hz wamble tone with 1000 Hz/1333 Hz)	combination tone 1 are set. SAO sounder volume:
			0	0	1			Sounder combination tone 2 (16 Hz wamble tone with 667 Hz/800 Hz)	VOL 13
			0	1	0			Sounder combination tone 3 (8 Hz wamble tone with 800 Hz/1000 Hz)	102 10
			1	0	0	_	_	Sounder combination tone 4 (Single tone of 1000 Hz)	
			1	0	1			Sounder combination tone 5 (Single tone of 800 Hz)	
0	1		1	1	0			Sounder combination tone 6 (Single tone of 400 Hz)	
						0	0	R-Tone output level 1 (90 mV _{PP} at RPO output)	R-Tone output level = VOL 7
						0	1	R-Tone output level 2 (120 mV _{PP} at RPO output)	
				_		1	0	R-Tone output level 3 (150 mV _{PP} at RPO output)	R-Tone output level and
						1	1	R-Tone output level 4 (180 mV _{PP} at RPO output)	frequency are defined at a
		1	0	0	0			R-Tone 400 Hz single tone	time. At the initial setting, output
			0	0	1			R-Tone 425 Hz single tone	level 1 and a single 400 Hz
			0	1	0			R-Tone 440 Hz single tone	tone are set.
			0	1	1		_	R-Tone 450 Hz single tone	
			1	0	0			R-Tone 400 Hz ON/OFF by 16 Hz	
			1	0	1			R-Tone 400 Hz ON/OFF by 20 Hz	

PB tone control

WRITE Mode

		C	Contro	ol Data	а			Outp	ut PB Fr	equency	Damanica					
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	РВ	Low	High	Remarks					
				0	0	0	0	1	697 Hz	1209 Hz	When PBTC = 0					
				0	0	0	1	2	697	1336	SW16: ON SW17: ON					
				0	0	1	0	3	697	1477	SW18: OFF					
				0	0	1	1	Α	697	1633	PB tone is sent to the transmit path T0 and the receive path RPO.					
				0	1	0	0	4	770	1209						
				0	1	0	1	5	770	1336	When PBTC = 1					
				0	1	1	0	6	770	1477	SW16: OFF SW17: OFF					
4	0	1	PBTC	0	1	1	1	В	770	1633	SW18: 0N					
ı	0			1	0	0	0	7	852	1209	PB tone is sent to the receive path SPO only.					
				1	0	0	1	8	852	1336						
				1	0	1	0	9	852	1477						
				1	0	1	1	С	852	1633						
				1	1	0	0	*	941	1209						
				1	1	0	1	0	941	1336						
				1	1	1	0	#	941	1477						
				1	1	1	1	D	941	1633						
		0	0	Χ	Χ	Χ	Χ	PB t	one stop	SW	X PB tone stop SW16, SW17, SW18: OFF					

SW control and timer reset

WRITE Mode

		C	Contro	ol Data	а				D	animii an fan Oamburl	Domestic		
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		Des	cription for Control	Remarks		
				0	0	0	1	SW1	ON	Transmit handfree input	When hold tone or PB tone transmit is		
				0	0	1	0	SW2	ON	Transmit handset input	selected, these inputs are muted.		
				0	0	1	1	SW3	ON	Receive input	_		
				0	1	0	1	SW4	ON	Side tone input	When Handfree input is selected, side tone is muted.		
				0	1	1	0	SW5	ON	Receive main amplifier input			
				0	1	1	1	SW6	ON	Receive speaker input			
		1	0	1	0	0	0	SW7	ON	Transmit path hold tone input			
1	1			1	0	0	1	SW8	ON	Receive path hold tone Acknowledge input	_		
				1	0	1	0	SW9	ON	Additional receive input			
				1	0	1	1	SW10	ON	Additional speaker input	_		
				1	1	0	0	SW11	ON	Speaker DEC input	Speaker DEC input = CODEC AOUT		
				1	1	0	1	SW12	ON	PCM output enable	_		
				1	1	1	0	LA = 1		General Latch output for external c	ontrol		
				1	1	1	1	LB = 1		deneral Later output for external c	ontroi		
		0	0		Above	codes		Above corresponding SW or latch is set to OFF or "0".					
		0	0	0	0	0	0	O All of above SWs or latches are set to OFF or "0" at the initial setting stage.					
1	1	1	1	0	0	0	0 Watchdog timer is reset.						

Gain setting (receive gain, side tone gain)

WRITE Mode

		(Contro	ol Data	а			5 (6	ъ .
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description for Control	Remarks
					0	0	0	Typical receive gain (-6dB)	Receive gain = VOL1
					0	0	1	–8 dB than the typical gain	Side tone gain = VOL2
					0	1	0	–6 dB than the typical gain	
					0	1	1	-4 dB than the typical gain	Receive gain and side tone gain are set at a time
		_	_	_	1	0	0	–2 dB than the typical gain	At the district and the standard and the
					1	0	1	+2 dB than the typical gain	At the initial setting, the typical gain is set.
					1	1	0	+4 dB than the typical gain	
0	0				1	1	1	+6 dB than the typical gain	
		0	0	0				Typical side tone gain (-9 dB)	
		0	0	1				-12 dB than the typical gain	
		0	1	0				–9 dB than the typical gain	
		0	1	1				–6 dB than the typical gain	
		1	0	0		_		-3 dB than the typical gain	
		1	0	1				+3 dB than the typical gain	
		1	1	0				+6 dB than the typical gain	
		1	1	1				Side tone OFF (VOL2 max loss)	

Gain control (transmit hold tone, PB tone, microphone input, handset input)

WRITE Mode

		C	Contro	ol Data	а			2	
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description for Control	Remarks
						0	0	Typical transmit hold tone gain (-2 dB)	Transmit hold tone gain = VOL3
						0	1	-3 dB with respect to the typical gain	Transmit PB tone gain = VOL4
				_	_	1	0	-6 dB with respect to the typical gain	Hold tone gain and PB tone
			0			1	1	-9 dB with respect to the typical gain	gain are set at a time.
				0	0			Typical transmit PB tone gain (+4 dB)	At the initial cetting, the typical gain is set
				0	1			-3 dB with respect to the typical gain	At the initial setting, the typical gain is set.
				1	0	_		-6 dB with respect to the typical gain	
0	1	0		1	1			-9 dB with respect to the typical gain	
U						0	0	Typical handfree input gain (+20 dB)	Handfree input gain = VOL9
						0	1	-6 dB with respect to the typical gain	Handset input gain = VOL8
				_	_	1	0	-9 dB with respect to the typical gain	Handfree input gain and handset Input
			1			1	1	_	gain are set at a time.
				0	0			Typical handset input gain (+12 dB)	At the initial cetting, the typical gain is set
				0	1	_		-3 dB with respect to the typical gain	At the initial setting, the typical gain is set.
				1	0	_		-6 dB with respect to the typical gain	
				1	1			-9 dB with respect to the typical gain	

Gain control (receive PAD, speaker)

WRITE Mode

		(Contro	ol Data	a				
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description for Control	Remarks
					0	0	0	Typical speaker pre-amp. gain (0 dB)	Speaker pre-amp. gain = VOL5
					0	0	1	-4 dB with respect to the typical gain	Additional speaker gain = VOL6
					0	1	0	-8 dB with respect to the typical gain	Speaker pre-amp. gain and additional
					0	1	1	-12 dB with respect to the typical gain	speaker gain are set at a time.
					1	0	0	-16 dB with respect to the typical gain	
		1			1	0	1	-20 dB with respect to the typical gain	At the initial setting, SW21-OFF and the
1	0				1	1	0	-24 dB with respect to the typical gain	typical gain are set.
					1	1	1	-28 dB with respect to the typical gain	
			0	0				Typical additional speaker input path gain (0 dB)	
			0	1				-6 dB with respect to the typical gain	
			1	0		_		-12 dB with respect to the typical gain	
			1	1				-18 dB with respect to the typical gain	
		0	0	0	0	0	0	Speaker receive OFF(SW21 OFF)	
		U	U	b	U	U	1	Speaker receive ON (SW21 ON)	
						0	0	Typical receive PAD gain (0 dB)	Receive PAD = VOL10
					_	0	1	-3 dB with respect to the typical gain	Incoming tone gain = VOL11, VOL12
						1	0	-6 dB with respect to the typical gain	Receive PAD and incoming tone gain are
1	1	0	0			1	1	-9 dB with respect to the typical gain	set at a time.
				0	0			Typical incoming tone gain (0 dB)	At the initial setting, the typical gain is set.
				0	1	_	_	-10 dB with respect to the typical gain	The thic initial setting, the typical gain is set.
				1	0			-20 dB with respect to the typical gain	

Key scanning signal output control

WRITE Mode

Address Data AD1 = 1, AD0 = 0

Controlo Data	Decembring for Control				
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	Description for Control				
Output Data	The data set on DB7 to DB0 are output on PO7 to PO0 respectively. Output data is held until next data is written. When the set data is set to "0", output data goes to "0", when set to "1", output pin is left open. At the initial setting, PO7 to PO0 are in open state.				

Key scanning data read out

Read Mode

		С	ontor	ol Dat	ta			Description for Control
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Data input onto PI7 to PI0 are output onto DB7 to DB0.
PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0	Data input onto 117 to 110 are output onto DD7 to DD0.


Special functions


WRITE Mode

Contorol Data								Description for Control	
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description for Control	Remarks
LCD	Defle	ction A	Angle	Conti	rol Vo	Itage	Outpu	ıt	
	1	0	0	0	0	0	0	VLCD pin output voltage: 0.0 V	At the initial setting stage, set to 0 V.
					0	0	1	: 0.20 V	
					0	1	0	: 0.40 V	
0					0	1	1	: 0.60 V	
U					1	0	0	: 0.8 V	
					1	0	1	: 1.0 V	
					1	1	0	: 1.2 V	
					1	1	1	: 1.4 V	
Pow	er Dov	vn Mo	de C	ontrol					
_	0	0	0	0	0	0	0	Analog, CODEC power down mode	At the initial setting stage, set to analog and CODEC power down mode. CODEC power ON/OFF control is valid in the analog and CODEC power ON mode.
						0	1	Analog, CODEC power ON mode	
ı						1	0	CODEC power down mode	
						1	1	CODEC power ON mode	
COD	EC Co	ontrol							
1	1	0	0	0	0		0	CODEC operates in μ-law	At the initial setting stage, set to μ-law, and FHW and BHW are normally connected. The componding law and the connection control are set at a time.
							1	CODEC operates in A-law	
						0	_	FHW and BHW are normally connected	
						1		BHW is connected to FHW	

Even during the analog and CODEC power down mode, following functions are available, Key scanning data I/O, sounder outputs (SAO), WDT, and general latch output (LA, LB)

APPLICATION CIRCUIT





Note: \rightarrow : The output signal is input with the same phase as

> : The output signal is with inverted phase.


RECOMMENDATIONS FOR ACTUAL DESIGN

• To assure proper electrical characteristics, use bypass capacitors with excellent high frequency characteristics for the power supply and keep them as close as possible to the VA and AG pins.

- Connect the AG pin and the DG pin each other as close as possible. Connected to the system ground with low impedance. If the AG and DG of the device are connected to different ground lines, the device may be latched up.
- Connect the VA pin and the VD pin as close together as possible and routed them to the analog 5 V power supply. If the VA and VD of the device are connected to different power supplies, the device may be latched up.
- Mount the device directly on the board when mounted on PCBs. Do not use IC sockets. If an IC socket is unavoidable, the short lead type socket is recommended.
- When mounted on a frame, electro-magnetic shielding should be recommended, if any electromagnetic wave source such as power supply transformers is surrounding the device.
- Keep the voltage on the V_{DD} pin not lower than -0.3 V even instantaneously to avoid latch-up phenomenon when turning the power on.
- Use a low noise (particularly, low level type of high frequency spike noise or pulse noise) power supply should be used to avoid the erroneous operation and the degradation of the characteristics of these devices.
- Connect analog input pins and digital input pins that are not used to the SG pin and to GND, respectively.
- When the data is written differently from the data defined in the section, Control Data Description in Functional Description, the device is not guaranteed in normal operation.

PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).