

# 6N137

## Super High Speed Response OPIC Photocoupler

### ■ Features


1. Super high speed response  
( $t_{PHL}, t_{PLH}$  : TYP. 45ns at  $R_L = 350\Omega$ )
2. Isolation voltage between input and output  
 $V_{iso}$  : 2 500V<sub>rms</sub>
3. Low input current drive ( $I_{FHL}$  : MAX. 5mA)
4. Instantaneous common mode rejection  
voltage  
 $CM_H$  : TYP. 500V /  $\mu$ s
5. LSTTL and TTL compatible output
6. Recognized by UL, file No. E64380

### ■ Applications

1. High speed interfaces for computer peripherals, microcomputer systems
2. High speed line receivers
3. Noise reduction
4. Interfaces for data transmission equipment

### ■ Outline Dimensions

(Unit : mm)



\* "OPIC" (Optical IC) is a trademark of the SHARP Corporation.  
An OPIC consists of a light-detecting element and signal-processing circuit integrated onto a single chip.

### ■ Absolute Maximum Ratings

(Ta = 25°C)

Parameter		Symbol	Rating	Unit
Input	*1 Forward current	I <sub>F</sub>	20	mA
	*2 Peak forward current	I <sub>FM</sub>	40	mA
	Reverse voltage	V <sub>R</sub>	5	V
Output	Supply voltage	V <sub>CC</sub>	7	V
	Enable voltage	C <sub>E</sub>	5.5	V
	High level output voltage	V <sub>OIL</sub>	7	V
	Low level output current	I <sub>OL</sub>	50	mA
	Output collector power dissipation	P <sub>C</sub>	85	mW
*5 Isolation voltage		V <sub>iso</sub>	2 500	V <sub>rms</sub>
Operating temperature		T <sub>opr</sub>	0 to + 70	°C
Storage temperature		T <sub>stg</sub>	- 55 to + 125	°C
*6 Soldering temperature		T <sub>sol</sub>	260	°C

\*1 Ta = 0 to 70°C

\*2 Pulse width &lt;= 1ms

\*3 For 1 minute MAX.

\*4 Not exceed 500mV or more than supply voltage (V<sub>CC</sub>)

\*5 AC for 1 minute, 40 to 60% RH

Apply the specific voltage between all the input electrode pins connected together and all the output electrode pins connected together.

\*6 2mm or more away from the lead base for 10 seconds

## ■ Electro-optical Characteristics

( Ta = 0 to + 70°C unless otherwise specified)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Logic (1) output current	I <sub>OH</sub>	V <sub>CC</sub> = 5.5V, V <sub>O</sub> = 5.5V, I <sub>F</sub> = 250 μA, V <sub>E</sub> = 2.0V	-	2	250	μ A
Logic (0) output voltage	V <sub>OL</sub>	V <sub>CC</sub> = 5.5V, I <sub>F</sub> = 5mA, V <sub>EH</sub> = 2.0V, I <sub>OL</sub> (Sinking) = 13mA	-	0.4	0.6	V
Logic (1) enable current	I <sub>EH</sub>	V <sub>CC</sub> = 5.5V, V <sub>E</sub> = 2.0V	-	- 0.8	-	mA
Logic (0) enable current	I <sub>EL</sub>	V <sub>CC</sub> = 5.5V, V <sub>E</sub> = 0.5V	-	- 1.2	- 2.0	mA
Logic (1) supply current	I <sub>CCH</sub>	V <sub>CC</sub> = 5.5V, I <sub>F</sub> = 0mA, V <sub>E</sub> = 0.5V	-	7	15	mA
Logic (0) supply current	I <sub>CCL</sub>	V <sub>CC</sub> = 5.5V, I <sub>F</sub> = 10mA, V <sub>E</sub> = 0.5V	-	13	18	mA
* <sup>1</sup> Leak current	I <sub>I-O</sub>	45% RH, Ta = 25°C, t = 5s, V <sub>I-O</sub> = 3.000V &	-	-	1.0	mA
* <sup>1</sup> Isolation resistance (input-output)	R <sub>I-O</sub>	V <sub>I-O</sub> = 500V, Ta = 25°C	-	10 <sup>12</sup>	-	Ω
* <sup>1</sup> Capacitance (input-output)	C <sub>I-O</sub>	f = 1MHz, Ta = 25°C	-	0.6	-	pF
* <sup>2</sup> Input forward voltage	V <sub>F</sub>	I <sub>F</sub> = 10mA, Ta = 25°C	-	1.6	1.75	V
Input reverse voltage	BV <sub>R</sub>	I <sub>R</sub> = 10 mA, Ta = 25°C	5	-	-	V
Input capacitance	C <sub>IN</sub>	V <sub>F</sub> = 0, f = 1MHz	-	60	-	pF
* <sup>3</sup> Current transfer ratio	CTR	I <sub>F</sub> = 5.0mA, R <sub>L</sub> = 100Ω	-	700	-	%
* <sup>4</sup> Propagation delay time Output (0) → (1)	t <sub>PLH</sub>	Ta = 25°C, V <sub>CC</sub> = 5V, R <sub>L</sub> = 350Ω, C <sub>L</sub> = 15pF, I <sub>F</sub> = 7.5mA	-	45	75	ns
* <sup>5</sup> Propagation delay time Output (1) → (0)	t <sub>PHL</sub>	Ta = 25°C, V <sub>CC</sub> = 5V, R <sub>L</sub> = 350Ω, C <sub>L</sub> = 15pF, I <sub>F</sub> = 7.5mA	-	45	75	ns
Output rise-fall time (10 to 90%)	t <sub>r, tf</sub>	R <sub>L</sub> = 350Ω, C <sub>L</sub> = 15pF, I <sub>F</sub> = 7.5mA	-	20, 30	-	ns
* <sup>6</sup> Enable propagation delay time (1) → (0)	t <sub>ELH</sub>	R <sub>L</sub> = 350Ω, C <sub>L</sub> = 15pF, I <sub>F</sub> = 7.5mA, V <sub>EH</sub> = 3.0V, V <sub>EL</sub> = 0.5V	-	40	-	ns
* <sup>7</sup> Enable propagation delay time (0) → (1)	t <sub>EHL</sub>	R <sub>L</sub> = 350Ω, C <sub>L</sub> = 15pF, I <sub>F</sub> = 7.5mA, V <sub>EH</sub> = 3.0V, V <sub>EL</sub> = 0.5V	-	15	-	ns
* <sup>8</sup> Instantaneous common mode rejection voltage "Output (0)"	CM <sub>H</sub>	V <sub>CM</sub> = 10V, R <sub>L</sub> = 350Ω, V <sub>O</sub> (min.) = 2V, I <sub>F</sub> = 0mA	-	500	-	V/ μ s
* <sup>9</sup> Instantaneous common mode rejection voltage "Output (1)"	CM <sub>L</sub>	V <sub>CM</sub> = 10V, R <sub>L</sub> = 350Ω, V <sub>O</sub> (max.) = 0.8V, I <sub>F</sub> = 5mA	-	- 500	-	V/ μ s

Note ) Typical values are all at V<sub>CC</sub> = 5V, Ta = 25°C

\*1 Measured as 2-pin element. Connect pins 2 and 3, connect pins 5, 6, 7 and 8.

\*2 At I<sub>in</sub> = 10 mA, V<sub>F</sub> decreases at the rate of 1.6mV/°C if the temperature goes up.

\*3 DC current transfer ratio is defined as the ratio of output collector current to forward bias input current.

\*4, \*5 Refer to the Fig. 1.

\*6, \*7 Refer to the Fig. 2.

\*8 CM<sub>H</sub> represents a common mode voltage ignorable rise time ratio that can hold logic(1) state in output.CM<sub>L</sub> represents a common mode voltage ignorable fall time ratio that can hold logic(0) state in output.


## ■ Recommended Operating Conditions

Parameter	Symbol	MIN.	MAX.	Unit
Low level input current	I <sub>FL</sub>	0	250	μ A
High level input current	I <sub>FH</sub>	7.0	15	mA
High level enable voltage	V <sub>EH</sub>	2.0	V <sub>CC</sub>	V
Low level enable voltage	V <sub>EL</sub>	0	0.8	V
Supply voltage	V <sub>CC</sub>	4.5	5.5	V
Fanout (TTL load)	N	-	8	-
Operating temperature	T <sub>opr</sub>	0	70	°C

1. No necessary external pull-up resistor to hold enable input at high level

2. Connect a ceramic by-pass capacitor (0.01 to 0.1 μ F) between V<sub>CC</sub> and GND at the position within 1cm from pin.









## Circuit Block Diagram




## Truth Table

Input	Enable	Output
H	H	L
L	H	H
H	L	H
L	L	H


L:Logic (0) H:Logic (1)

**Fig.1 Test Circuit for Propagation Delay time****Fig.2 Test Circuit for Enable Propagation Delay Time****Fig.3 Test Circuit for Instantaneous Common Mode Rejection Voltage****Fig. 4 Output Collector Power Dissipation vs. Ambient Temperature****Fig. 5 Forward Current vs. Forward Voltage**


**Fig. 6 High Level Output Current vs. Ambient Temperature**




**Fig. 7 Low Level Output Voltage vs. Ambient Temperature**




**Fig. 8-a Output Voltage vs. Forward Current**




**Fig. 8-b Output Voltage vs. Forward Current (Ambient Temp. Characteristics )**




**Fig. 9 Propagation Delay Time vs. Forward Current**




**Fig.10 Propagation Delay Time vs. Ambient Temperature**



**Fig.11 Rise Time, Fall Time vs.  
Ambient Temperature**



**Fig.12 Enable Propagation Time vs.  
Ambient Temperature**



## ■ Precautions for Use

- Handle this product the same as with other integrated circuits against static electricity.
- Please refer to the chapter “Precautions for Use” .