

PCS UPCONVERTER/BPSK MODULATOR


Typical Applications

- CDMA/TDMA/DCS1900 PCS Systems
- PHS 1500/ WLAN 2400 Systems
- General Purpose Upconverter
- BPSK Modulation
- Micro-Cell PCS Base Stations
- Portable Battery-Powered Equipment


Product Description

The RF9938 is a complete upconverter designed for PCS applications. The IC contains a double-balanced mixer stage and an output buffer amplifier stage. This device may also be used to directly BPSK modulate a carrier. The mixer is a Gilbert cell with emitter degeneration resistors to provide high IP3. The output stage is a class-B, push-pull configuration to reduce the overall current and still provide a good $50\,\Omega$ output match. The unit operates at 3.6V and is designed as part of the RFMD PCS CDMA Chip Set, consisting of a Transmit IF AGC Amp, this Transmit Upconverter, a Receive LNA/Mixer, and a Receive IF AGC Amp.

☐ Si Bi-CMOS ☐ SiGe HBT ☐ Si CMOS



Functional Block Diagram



Package Style: SOIC-8

Features

- Supports Dual Mode Operation
- +8dBm Output Intercept Point
- Single 3.6V Power Supply
- Internally Matched Inputs and Outputs
- Buffered Output
- Double-Balanced Mixer

Ordering Information

RF9938 PCBA PCS Upconverter/BPSK Modulator RF9938 PCBA Fully Assembled Evaluation Board

 RF Micro Devices, Inc.
 Tel (336) 664 1233

 7628 Thorndike Road
 Fax (336) 664 0454

 Greensboro, NC 27409, USA
 http://www.rfmd.com

Rev A3 010720 6-61

RF9938

Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage	-0.5 to +7.0	V_{DC}
Input RF Power	+6	dBm
Operating Ambient Temperature	-30 to +80	℃
Storage Temperature	-30 to +150	℃




RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification		Unit	Condition		
Farameter	Min.	Тур.	Max.	Onit	Condition	
Overall					T=25°C, V _{CC} =3.6V, RF out=1880MHz, LO=1750MHz @ -3dBm, IF=130MHz @ -10dBm in	
RF Output Frequency Range		1200 to 2500		MHz		
Conversion Gain	-3.8	-2.8	-1.0	dB		
Noise Figure		14		dB		
Output IP3	+5	+8		dBm	P _{IN} =-13dBm per Tone	
Output ACP		-64		dB	Referenced to a 1.23MHz in-band power. At ±1.25MHz Offset (CDMA P _{IN} =-10dBm)	
Output VSWR		1.5:1			50Ω	
Spurious Product Rejection		30		dBc	Referenced to RF output	
IF Input						
IF Frequency		DC to 200		MHz		
Differential Input Impedance		265		Ω		
IF to RF Output Isolation		30		dB		
IF to LO Isolation		30		dB		
LO Input						
LO Frequency Range		1000 to 2700		MHz		
LO Level		-6 to 0		dBm		
LO to RF Output Leakage		-30	-20	dBm		
RF to LO Isolation		30		dB		
LO Input VSWR		2:1			50Ω	
Power Supply						
Voltage		3.6±5%		V		
Current Consumption		27	33	mA		

6-62 Rev A3 010720

Pin	Function	Description	Interface Schematic
1	IF+	Balanced IF Input Pin. This pin is internally DC biased and should be DC blocked if connected to a device with a DC level present. For single-ended input operation, one pin is used as an input and the other IF input is AC coupled to ground. The balanced, as well as single-ended, input impedance is 265Ω .	
2	IF-	Same as pin 1, except complementary input.	
3	GND	Ground connection. Keep traces physically short and connect immediately to ground plane for best performance.	
4	LO+	Balanced LO Input Pin. This pin is internally DC biased and should be DC blocked if connected to a device with a DC level present. For single-ended input operation, one pin is used as an input and the other LO input is AC coupled to ground. The balanced, as well as single-ended, input impedance is 50Ω .	
5	LO-	Same as pin 4, except complementary input.	
6	GND	Same as pin 3.	
7	VCC	Supply Voltage pin. External bypassing is required. External RF, LO, and IF bypassing is required. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane.	
8	RF OUT	RF Output Pin. This pin is internally DC blocked. The output impedance is 50Ω	

Application Schematic




Rev A3 010720 6-63


6

Evaluation Board Schematic


(Download Bill of Materials from www.rfmd.com.)




Drawing 9938400 Rev -



Evaluation Board Layout 1.4" x 1.4"





6-64