## INTEGRATED CIRCUITS

## DATA SHEET

# **SA5225** Fiber optic postamplifier

Product specification
Replaces datasheet NE/SA5225 of 1997 Jun 05
IC19 Data Handbook

1998 Oct 07





## Fiber optic postamplifier

**SA5225** 

#### **DESCRIPTION**

The SA5225 is a high-gain limiting amplifier that is designed to process signals from fiber optic preamplifiers. Capable of operating at 125Mb/s, the chip has input signal level-detection with a user-adjustable threshold. The DATA and LEVEL-DETECT outputs are differential for optimum noise margin and ease of use. Also available is the SA5224 which is optimized for FDDI applications.

#### **FEATURES**

- Wideband operation: 1.0kHz to 120MHz typical
- Applicable in 155Mb/s OC3/SONET receivers
- Operation with single +5V or −5.2V supply
- Differential 10k ECL outputs
- Programmable input signal level-detection
- Fully differential for excellent PSRR to 1GHz

#### **APPLICATIONS**

- Data communication in noisy industrial environments
- LANs

#### PIN DESCRIPTION




Figure 1. Pin Configuration

#### ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
16-Pin Plastic Small Outline (SO) Package	−40 to +85°C	SA5225D	SOT109-1

#### **BLOCK DIAGRAM**




Figure 2. Block Diagram

## Fiber optic postamplifier

SA5225

#### **PIN DESCRIPTIONS**

PIN NO.	NAME	FUNCTION
1	C <sub>AZN</sub>	Auto-zero capacitor pin. Connecting a capacitor between this pin and C <sub>AZP</sub> will cancel the offset voltage of the limiting amplifier.
2	C <sub>AZP</sub>	Auto-zero capacitor pin. Connecting a capacitor between this pin and C <sub>AZN</sub> will cancel the offset voltage of the limiting amplifier.
3	GND <sub>A</sub>	Analog GND pin. Connect to ground for +5V upshifted ECL operation. Connect to -5.2V for standard ECL operation. Must be at same potential as GND <sub>E</sub> (Pin 11).
4	D <sub>IN</sub>	Differential input. DC bias level is set internally at approximately 2.9V. Complimentary to $\overline{D_{\text{IN}}}$ (Pin 5).
5	D <sub>IN</sub>	Differential input. DC bias level is set internally at approximately 2.9V. Complimentary to D <sub>IN</sub> (Pin 4).
6	V <sub>CCA</sub>	Analog power supply pin. Connect to a +5V supply for upshifted ECL operation. Connect to ground for standard ECL operation. Must be at same potential as V <sub>CCE</sub> (Pin 14).
7	C <sub>F</sub>	Filter capacitor for level detector. Capacitor should be connected between this pin and V <sub>CCA</sub> .
8	JAM	This ECL-compatible input controls the output buffers $\overline{D_{OUT}}$ and $D_{OUT}$ (Pins 12 and 13). When an ECL LOW signal is applied, the outputs will follow the input signal. When an ECL HIGH signal is applied, the $D_{OUT}$ and $\overline{D_{OUT}}$ pins will latch into LOW and HIGH states, respectively. When left unconnected, this pin is actively pulled-low (JAM OFF).
9	ST	Input signal level-detect STATUS. This ECL output is high when the input signal is below the user programmable threshold level.
10	ST	ECL compliment of ST (Pin 9).
11	GND <sub>E</sub>	Digital GND pin. Connect to ground for +5V upshifted ECL operation. Connect to a negative supply for normal ECL operation. Must be at the same potential as GND <sub>A</sub> (Pin 3).
12	D <sub>OUT</sub>	ECL-compatible output. Nominal level is V <sub>CCE</sub> -1.3V. When JAM is HIGH, this pin will be forced into an ECL HIGH condition. Complimentary to D <sub>OUT</sub> (Pin 13).
13	D <sub>OUT</sub>	ECL-compatible output. Nominal level is $V_{CCE}$ -1.3V. When JAM is HIGH, this pin will be forced into an ECL LOW condition. Complimentary to $\overline{D_{OUT}}$ (Pin 12).
14	V <sub>CCE</sub>	Digital power supply pin. Connect to a +5V supply for upshifted ECL operation. Connect to ground during normal ECL operation. Must be at the same potential as V <sub>CCA</sub> (Pin 6).
15	$V_{REF}$	Reference voltage for threshold level voltage divider. Nominal value is approximately 2.64V.
16	$V_{SET}$	Input threshold level setting circuit. This input can come from a voltage divider between V <sub>REF</sub> and GND <sub>A</sub> .

#### **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RATING	UNITS
V <sub>CC</sub>	Power supply (V <sub>CC</sub> - GND)	6	V
T <sub>A</sub>	Operating ambient	-40 to +85	°C
TJ	Operating junction	-55 to +150	°C
T <sub>STG</sub>	Storage	-65 to +150	°C
$P_{D}$	Power dissipation, T <sub>A</sub> = 25°C (still air) <sup>1</sup> 16-pin Plastic SO	1100	mW

#### NOTE:

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	RATING	UNITS
V <sub>CC</sub>	Supply voltage	4.5 to 5.5	V
T <sub>A</sub>	Ambient temperature ranges	-40 to +85	°C
TJ	Junction temperature ranges	-40 to +110	°C

<sup>1.</sup> Maximum dissipation is determined by the ambient temperature and the thermal resistance,  $\theta_{JA}$ : 16-pin SO:  $\theta_{JA}$  = 110°C/W

## Fiber optic postamplifier

SA5225

#### DC ELECTRICAL CHARACTERISTICS

Min and Max limits apply over operating temperature at  $V_{CC}$  = 5V ±10%, unless otherwise specified. Typical data apply at  $T_A$  = 25°C and  $V_{CC}$  = +5V.

CVMDOL	DADAMETED	TEST CONDITIONS				
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT
V <sub>IN</sub>	Input signal voltage single-ended differential		0.002 0.004		1.5 3.0	V <sub>P-P</sub>
Vos	Input offset voltage <sup>2</sup>				50	μV
V <sub>N</sub>	Input RMS noise <sup>2</sup>				60	μV
V <sub>TH</sub>	Input level-detect programmability single-en- ded	V <sub>IN</sub> = 200kHz square wave	2		12	mV <sub>P-P</sub>
V <sub>HYS</sub>	Level-detect hysteresis <sup>3</sup>		2	3	4	dB
I <sub>CC</sub>	V <sub>CCA</sub> + V <sub>CCE</sub> supply current	No ECL loading		27	35	mA
I <sub>INL</sub>	JAM input current	Pin 8 = 0V	-10		10	μΑ
V <sub>IH</sub>	Minimum input for JAM = high <sup>1</sup>		-1.165			V <sub>DC</sub>
V <sub>IL</sub>	Maximum input for JAM = low <sup>1</sup>				-1.490	$V_{DC}$
V <sub>OH</sub> <sup>4</sup>	Status pins		-1.0		-0.81	$V_{DC}$
V <sub>OL</sub> <sup>4</sup>	Status pins		-1.95		-1.63	$V_{DC}$

#### NOTES:

- 1. These ECL specifications are referenced to the  $V_{CCE}$  rail and apply for  $T_A = 0$ °C to 85°C.
- 2. Guaranteed by design.
- 3. Also see the SA5224 which has 5dB ±1dB hysteresis for FDDI compatibility.
- 4. Valid for Status pins only (#9, 10).

Table 1. 10K ECL Voltage Levels (referenced to V<sub>CCE</sub>) (Pins 12 & 13 only)

PARAMETER	–30°C	0°C	25°C	75°C	85°C	UNIT
V <sub>OHMAX</sub>	-0.890	-0.840	-0.810	-0.735	-0.700	V <sub>DC</sub>
V <sub>OHMIN</sub>	-1.060	-1.020	-0.980	-0.920	-0.890	V <sub>DC</sub>
V <sub>OLMAX</sub>	-1.650	-1.630	-1.630	-1.600	-1.615	V <sub>DC</sub>
V <sub>OLMIN</sub>	-1.890	-1.950	-1.950	-1.950	-1.920	V <sub>DC</sub>

#### **AC ELECTRICAL CHARACTERISTICS**

Min and Max limits apply for  $4.5 \le V_{CC} \le 5.5V$ . Typical data apply at  $T_A = 25^{\circ}C$  and  $V_{CC} = +5V$ .

OVMDOL	DADAMETED	TEGT CONDITIONS				
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT
BW <sub>1</sub>	Lower –3dB bandwidth	C <sub>AZ</sub> = 0.1μF	0.5	1.0	1.5	kHz
BW <sub>2</sub>	Upper –3dB bandwidth		90	120	150	MHz
R <sub>IN</sub>	Input resistance	Pin 4 or 5	2.9	4.5	7.6	kΩ
C <sub>IN</sub>	Input capacitance	Pin 4 or 5			2.5	pF
t <sub>r</sub> , t <sub>f</sub>	ECL output <sup>1</sup> risetime, falltime	$R_L = 50\Omega$ To $V_{CCE} - 2V$ 20–80%	1.2		2.2	ns
t <sub>PWD</sub>	Pulsewidth distortion				0.3	ns <sub>P-P</sub>
R <sub>AZ</sub>	Auto zero output resistance	Pin 1 or 2	155	250	423	kΩ
R <sub>F</sub>	Level-detect filter resistance	Pin 7	14	24	41	kΩ
t <sub>LD</sub>	Level-detect time constant	C <sub>F</sub> = 0	0.5	1.0	2.0	μs

#### NOTE:

<sup>1.</sup> Both outputs should be terminated identically to minimize differential feedback to the device inputs on a PC board or substrate.

### Fiber optic postamplifier

SA5225




Figure 3. Typical Fiber Optic Receiving System

#### INPUT BIASING

The DATA INPUT pins (4 and 5) are DC biased at approximately 2.9V by an internal reference generator. The SA5225 can be DC coupled, but the driving source must operate within the allowable 1.4V to 4.4V input signal range (for  $V_{CC}=5V$ ). If AC coupling is used to remove any DC compatibility requirement, the coupling capacitors C1 and C2 must be large enough to pass the lowest input frequency of interest. For example, .001µF coupling capacitors react with the internal 4.5k input bias resistors to yield a lower -3dB frequency of 35kHz. This then sets a limit on the maximum number of consecutive "1"s or "0"s that can be sensed accurately at the system data rate. Capacitor tolerance and resistor variation (2.9k to 7.6k) must be included for an accurate calculation.

#### **AUTO-ZERO CIRCUIT**

Figure 5 also shows the essential details of the auto-zero circuit. A feedback amplifier (A4) is used to cancel the offset voltage of the forward signal path, so the input to the internal ECL comparator (A6) is at its toggle point in the absence of any input signal. The time constant of the cancelling circuitry is set by an external capacitor ( $C_{AZ}$ ) connected between Pins 1 and 2. The formula for the lower -3dB frequency is:

$$f_{-3dB} = \frac{150}{2\pi \cdot R_{AZ} \cdot C_{AZ}}$$

where  $R_{AZ}$  is the internal driving impedance which can vary from 155k to 423k over temperature and device fabrication limits. The input coupling time constant must also be considered in determining the lower frequency response of the SA5225.

#### INPUT SIGNAL LEVEL-DETECTION

The SA5225 allows for user programmable input signal level-detection and can automatically disable the switching of its ECL data outputs if the input is below a set threshold. This prevents the outputs from reacting to noise in the absence of a valid input signal, and insures that data will only be transmitted when the input signal-to-noise ratio is sufficient for low bit-error-rate system operation. Complimentary ECL flags (ST and STB) indicate whether the input signal is above or below the desired threshold level.

Figure 6 shows a simplified block diagram of the SA5225 level-detect system. The input signal is amplified and rectified before being compared to a programmable reference. A filter is included to prevent noise spikes from triggering the level-detector. This filter has a nominal 1µs time constant, and additional filtering can be achieved by using an external capacitor (CF) from Pin 7 to  $V_{CCA}$  (the internal driving impedance is nominally 24k). The resultant signal is then compared to a programmable level,  $V_{SET}$ , which is set by an internal voltage reference (2.64V) and an external resistor divider (R1 and R2). The value of R1 + R2 should be maintained at approximately 5k.




Figure 4.

The circuit is designed to operate accurately over a differential 2-12mV<sub>P-P</sub> square-wave input level detect range. This level,  $V_{SET}/100$ , is the average of  $V_{TH}$  and  $V_{TL}$ .

Nominal hysteresis of 3dB is provided by the complimentary ECL

output comparator yielding  $V_{TL} = \frac{V_{SET}}{121}$  and  $V_{TH} = \frac{V_{SET}}{85}$ . For example, with  $V_{SET}$  = 1.2V, a 14.05mV<sub>P-P</sub> square-wave differential input will drive the ST pin high, and an input level below 9.95mV<sub>P-P</sub> will drive the ST pin low.

Since a "JAM" function is provided (Pin 8) and can force the data outputs to a predetermined state ( $D_{OUT} = LOW$ ,  $\overline{D_{OUT}} = HIGH$ ), the  $\overline{ST}$  and JAM pins can be connected together to automatically disable signal transmission when the chip senses that the input signal is below the desired threshold. JAM (Pin 8) low enables the Data Outputs.  $\overline{ST}$  will be in a high ECL state for input signals below threshold.




Figure 5. SA5225 Sample Application: Forward Gain Path Including Auto-Zero

## Fiber optic postamplifier

SA5225




Figure 6. SA5225 Sample Application: Input Signal Level-Detect System




Figure 7. SA5225 Sample Application with  $V_{CC} = 5.0V$ 

**NOTE:** A  $50\Omega$  resistor is required from Pin 9 to 3V only if the  $\overline{\text{ST}}$  pin is required to meet 10k ECL specifications.

#### **Die Sales Disclaimer**

Due to the limitations in testing high frequency and other parameters at the die level, and the fact that die electrical characteristics may shift after packaging, die electrical parameters are not specified and die are not guaranteed to meet electrical characteristics (including temperature range) as noted in this data sheet which is intended only to specify electrical characteristics for a packaged device.

All die are 100% functional with various parametrics tested at the wafer level, at room temperature only (25°C), and are guaranteed to be 100% functional as a result of electrical testing to the point of wafer sawing only. Although the most modern processes are utilized for wafer sawing and die pick and place into waffle pack carriers, it is impossible to guarantee 100% functionality through this process. There is no post waffle pack testing performed on individual die.

## Fiber optic postamplifier

SA5225

Since Philips Semiconductors has no control of third party procedures in the handling or packaging of die, Philips Semiconductors assumes no liability for device functionality or performance of the die or systems on any die sales.

Although Philips Semiconductors typically realizes a yield of 85% after assembling die into their respective packages, with care customers should achieve a similar yield. However, for the reasons stated above, Philips Semiconductors cannot guarantee this or any other yield on any die sales.





Figure 8. SA5225 Bonding Diagram

## Fiber optic postamplifier

SA5225

## SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



							_											
UNIT	. A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inche	s 0.069	0.0098 0.0039		0.01		0.0098 0.0075	0.39 0.38	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE REFERENCES					EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT109-1	076E07\$	MS-012AC				<del>91-08-13</del> 95-01-23

1998 Oct 07

## Fiber optic postamplifier

SA5225

**NOTES** 

## Fiber optic postamplifier

SA5225

#### Data sheet status

Data sheet status	Product status	Definition [1]				
Objective Development specification		This data sheet contains the design target or goal specifications for product development.  Specification may change in any manner without notice.				
Preliminary specification						
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Date of release: 10-98

Document order number: 9397 750 04629

Let's make things better.

Philips Semiconductors



