EPSON

SED1565 Series

Dot Matrix LCD Driver

DESCRIPTION

The SED1565 Series is a series of single-chip dot matrix liquid crystal display drivers that can be connected directly to a microprocessor bus. 8-bit parallel or serial display data sent from the microprocessor is stored in the internal display data RAM and the chip generates a liquid crystal drive signal independent of the microprocessor. Because the chips in the SED1565 Series contain 65×132 bits of display data RAM and there is a 1-to-1 correspondence between the liquid crystal panel pixels and the internal RAM bits, these chips enable displays with a high degree of freedom.

The SED1565 Series chips contain 65 common output circuits and 132 segment output circuits, so that a single chip can drive a 65×132 dot display (capable of displaying 8 columns \times 4 rows of a 16×16 dot kanji font). The SED1567 Series chips contain 33 common output circuits and 132 segment output circuits, so that a single chip can drive 33×132 dot display (capable of displaying 8 columns $\times 2$ rows of 16×16 dot kanji fonts). Moreover, the capacity of the display can be extended through the use of master/slave structures between chips.

The chips are able to minimize power consumption because no external operating clock is necessary for the display data RAM read/write operation. Furthermore, because each chip is equipped internally with a low-power liquid crystal driver power supply, resistors for liquid crystal driver power voltage adjustment and a display clock CR oscillator circuit, the SED1565 Series chips can be used to create the lowest power display system with the fewest components for high-performance portable devices.

■ FEATURES

- Direct display of RAM data through the display data RAM.
 - RAM bit data: "1" Non-illuminated "0" Illuminated

(during normal display)

- RAM capacity
 RAM capacity
- 65 × 132 = 8580 bits ● Display driver circuits
 - SED1565***: 65 common output and 132 segment outputs
 - SED1566***: 49 common output and 132 segment outputs
 - SED1567***: 33 common outputs and 132 segment outputs
 - SED1568***: 55 common outputs and 132 segment outputs
 - SED1569***: 53 common outputs and 132 segment outputs
- High-speed 8-bit MPU interface (The chip can be connected directly to the both the 80×86 series MPUs and the 68000 series MPUs) /Serial interfaces are supported.
- Abundant command functions
- Abundant command functions

Display data Read/Write, display ON/OFF, Normal/ Reverse display mode, page address set, display start line set, column address set, status read, display all points ON/OFF, LCD bias set, electronic volume, read/modify/write, segment driver direction select, power saver, static indicator, common output status select, V5 voltage regulation internal resistor ratio set.

- Static drive circuit equipped internally for indicators.
 (1 system, with variable flashing speed.)
- Low-power liquid crystal display power supply circuit equipped internally.
 Booster circuit (with Boost ratios of Double/Triple/Quad, where the step-up voltage reference power supply can be input externally)
 High-accuracy voltage adjustment circuit (Thermal gradient –0.05%/°C or –0.2%/°C or external input)
 V5 voltage regulator resistors equipped internally,
 V1 to V4 voltage divider resistors equipped internally, electronic volume function equipped internally, voltage follower.
- CR oscillator circuit equipped internally (external clock can also be input)

Operating powe	power consumption er when the built-in power supply is
used (an exam	
SED1565D0B	$81 \mu\text{A} (\text{VDD} - \text{VSS} = \text{VDD} - \text{VSS2} =$
/SED1565DBB	3.0 V , Quad voltage, $V_5 - V_{DD} = -11.0 \text{ V}$)
SED1566D0B	$43 \mu\text{A} (\text{VDD} - \text{VSS} = \text{VDD} - \text{VSS2} =$
/SED1566Dвв	3.0 V, Triple voltage, $V_5 - V_{DD} = -8.0 V$)
SED1567Dob	$29 \mu\text{A}$ (VDD – VSS = VDD – VSS2 =
/SED1567Dвв	3.0 V, Triple voltage, $V_5 - V_{DD} = -8.0 V$)
SED1568D0B	$46 \mu\text{A}$ (VDD – VSS = VDD – VSS2 =
/SED1568Dbb	3.0 V , Triple voltage, $V_5 - V_{DD} =$
/SED1569D0B	-8.0 V)
/SED1569DBB	,
Conditions: Wh normal mode is	en all displays are in white and the selected.

Power supply

Operable on the low 1.8 voltage Logic power supply VDD – VSS = 1.8 V to –5.5 V

Boost reference voltage: VDD - VSS2 = 1.8 V to -6.0 V

Liquid crystal drive power supply: VDD – V5 = –4.5 V to –16.0 V

- Wide range of operating temperatures: -40 to 85°C
- CMOS process
- Shipping forms include bare chip and TCP.
- These chips not designed for resistance to light or resistance to radiation.

Product Name	Duty	Bias	SED Dr	COM Dr	VREG Temperature Gradient	Shipping Forms
SED1565Dob	1/65	1/9, 1/7	132	65	-0.05%/°C	Bare Chip
/SED1565Dвв	1/05	1/3, 1/1	152	00	-0.0378/ 0	Dare Onip
SED1565T0*	1/65	1/9, 1/7	132	65	−0.05%/°C	TCP
* SED1565D1в	1/65	1/9, 1/7	132	65	−0.2%/°C	Bare Chip
* SED1565T1*	1/65	1/9, 1/7	132	65	−0.2%/°C	TCP
SED1565D2B	1/65	1/9, 1/7	132	65	External Input	Bare Chip
SED1565T2*	1/65	1/9, 1/7	132	65	External Input	TCP
SED1566D0B	1/49	1/0 1/0	132	49	0.050/ /00	Bara Chin
/SED1566Dвв	1/49	1/8, 1/6	132	49	−0.05%/°C	Bare Chip
SED1566T0*	1/49	1/8, 1/6	132	49	−0.05%/°C	TCP
SED1566D1B	1/49	1/8, 1/6	132	49	−0.2%/°C	Bare Chip
* SED1566T1*	1/49	1/8, 1/6	132	49	−0.2%/°C	TCP
SED1566D2B	1/49	1/8, 1/6	132	49	External Input	Bare Chip
* SED1566T2*	1/49	1/8, 1/6	132	49	External Input	TCP
SED1567Dob	1/33	1/6, 1/5	132	33	-0.05%/°C	Bare Chip
/SED1567Dвв	1/33	1/0, 1/5	152	33	-0.03%/ C	Dare Onip
SED1567T0*	1/33	1/6, 1/5	132	33	−0.05%/°C	TCP
SED1567D1B	1/33	1/6, 1/5	132	33	−0.2%/°C	Bare Chip
* SED1567T1*	1/33	1/6, 1/5	132	33	−0.2%/°C	TCP
SED1567D2B	1/33	1/6, 1/5	132	33	External Input	Bare Chip
* SED1567T2*	1/33	1/6, 1/5	132	33	External Input	TCP
SED1568Dob	1/55	1/0 1/0	100	FF		Bara Chin
/SED1568Dвв	1/55	1/8, 1/6	132	55	-0.05%/°C	Bare Chip
SED1569Dob	1/52	1/9 1/6	122	52	0.05%//00	Poro Chin
/SED1569Dвв	1/53	1/8, 1/6	132	53	−0.05%/°C	Bare Chip
SED1569T0*	1/53	1/8, 1/6	132	53	−0.05%/°C	TCP


■ SERIES SPECIFICATIONS

Note: The circuit for the VREG temperature gradient -0.2%/°C and the external input is under preparation.

* : Under development


SED1565 Series

BLOCK DIAGRAM



SED1565 Series

■ PAD LAYOUT



■ PIN DESCRIPTIONS

• Power Supply Pins

Pin Name	I/O	Function	# of Pins
Vdd	Power Supply	Shared with the MPU power supply terminal Vcc.	13
Vss	Power Supply	This is a 0 V terminal connected to the system GND.	9
VSS2	Power Supply	This is the reference power supply for the step-up voltage circuit for the liquid crystal drive.	4
Vrs	Power Supply	This is the externally-input VREG power supply for the LCD power supply voltage regulator. These are only enabled for the models with the VREG external input option.	2
V1, V2, V3, V4, V5	Power Supply	This is a multi-level power supply for the liquid crystal drive. The voltage applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below. $V_{DD} (= V_0) \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$ Master operation: When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command.	10
		SED1565*** SED1566*** SED1567*** SED1569***	
		$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	

• LCD Power Supply Circuit Pins

Pin Name	I/O	Function	# of Pins
CAP1+	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1-terminal.	2
CAP1-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.	2
CAP2+	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2-terminal.	2
CAP2-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal.	2
CAP3-	0	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.	2
Vout	0	DC/DC voltage converter. Connect a capacitor between this terminal and Vss.	2
VR	I	Output voltage regulator terminal. Provides the voltage between VDD and V5 through a resistive voltage divider. These are only enabled when the V5 voltage regulator internal resistors are not used (IRS = "L"). These cannot be used when the V5 voltage regulator internal resistors are used (IRS = "H").	2

• System Bus Connection Terminals

Pin Name	I/O		Fun	ction			# of Pins		
D7 to D0 (SI) (SCL)	I/O	data bus. When the serial interface is set terminal (SI) and D6 serves as D5 are set to high impedance.	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected (P/S = "L"), then D7 serves as the serial data input terminal (SI) and D6 serves as the serial clock input terminal (SCL). At this time, D0 to D5 are set to high impedance. When the chip select is inactive, D0 to D7 are set to high impedance.						
A0	I	This is connect to the least sign determines whether the data be A0 = "H": Indicates that D0 to A0 = "L": Indicates that D0 to I	oits are data o D7 are displa	or a command. ly data.	J address bus, ar	nd it	1		
RES	I	When RES is set to "L," the se The reset operation is perform					1		
CS1 CS2	I	This is the chip select signal. becomes active, and data/con			I," then the chip s	select	2		
RD (E)	I	 When connected to an 808 This pin is connected to the data bus is in an output sta When connected to a 6800 This is the 68000 Series M 	e RD signal o tus when this Series MPU	f the 8080 MPU, signal is "L". this is active HI	GH.	5 series	1		
WR (R/W)	I	 When connected to an 808 This terminal connects to the latched at the rising edge or When connected to a 6800 This is the read/write control When R/W = "H": Read. When R/W = "L": Write. 	ne 8080 MPU f the WR sign Series MPU	WR signal. The nal.	signals on the da	ata bus are	1		
C86	I	This is the MPU interface swit C86 = "H": 6800 Series MP C86 = "L": 8080 MPU interf	U interface.				1		
P/S	Ι	This is the parallel data input/s P/S = "H": Parallel data input. P/S = "L": Serial data input. The following applies dependi			al.	_	1		
		P/S Data/Command	Data	Read/Write	Serial Clock	-			
		"H" A0 "L" A0	D0 to D7 SI (D7)	RD, WR Write only	SCL (D6)				
		\overline{RD} (E) and \overline{WR} (P/W) are fixe	When P/S = "L", D0 to D5 are HZ. D0 to D5 may be "H", "L" or Open. \overline{RD} (E) and \overline{WR} (P/ \overline{W}) are fixed to either "H" or "L". With serial data input, RAM display data reading is not supported.						
CLS	Ι	circuit. CLS = "H": Internal oscillato CLS = "L": Internal oscillato	Ferminal to select whether or enable or disable the display clock internal oscillator						

SED1565 Series

Pin Name	I/O		Function							
M/S	I	operat operat the liqu M/S M/S	ion outp ion inpu uid crys S = "H": S = "L":	outs the timing uts the timing s tal display sys Master operatio Slave operatio	ion	e required for the liqu	or the LCD id crystal d	display, wh	nile slave	1
		M/S	CLS	Oscillator Circuit	Power Supply Circuit	CL	FR	FRS	DOF	
		"H"	"H" "L"	Enabled Disabled	Enabled Enabled	Output Input	Output Output	Output Output	Output Output	
		"L"	"H" "L"	Disabled Disabled	Disabled Disabled	Input Input	Input Input	Output Output	Input Input	
CL	I/O	This is The fo	the dis llowing	play clock inpu is true depend	ut terminal ling on the M/S	and CLS s	tatus.			1
		M/S	CL		-					
		"H"	"H" "L"							
		"L"	"H' "L'	' Input	_					
	When the SED1565 Series chips are used in master/slave mode, the various terminals must be connected.							s CL		
FR	I/O	M/S M/S When	5 = "H": 5 = "L":	Output Input D1565 Series o	rnating current	-		e various F	R terminals	1
DOF	I/O	M/S M/S When	5 = "H": 5 = "L": the SEI	Output Input	lay blanking co chip is used in i d.			e various D	OF	1
FRS	0	This te	erminal	is only enabled	or the static driv d when the stat d in conjunction	ic indicator		ON when in	master	1
IRS	I	IRS IRS extern This pi	= "H": = "L": I al resis n is ena	Use the interna Do not use the tive voltage div abled only whe	istors for the Va al resistors internal resistor vider attached to en the master o when the slave	ors. The V5 o the VR te peration mo	voltage lev rminal. ode is selec	el is regula ted.	ted by an	1
HPM	Ι	HPI HPI This pi	∏ = "H" ∏ = "L": n is ena	: Normal mode High power m abled only whe		peration mo	ode is selec	ted.	al drive.	1

Liquid Crystal Drive Pins

Pin Name	I/O		Function					
SEG0 to SEG131	0			stal segment drive ou RAM and with the FR				132
		RAM DATA	FR	Output	Voltage			
				Normal Display	Reverse Display	/		
		Н	Н	Vdd	V2			
		Н	L	V5	V3			
		L	Н	V2	Vdd			
		L	L	V3	V5			
		Power save	_	V	DD			
COM0	0	These are the lic	uid cry	stal common drive ou	itputs.			
to		Part No.		СОМ	Part No.			
COM31		SED1565***	CO	M 0 to COM 63	SED1565***	64		
		SED1566***	CO	M 0 to COM 47	SED1566***	48		
		SED1567***	CO	M 0 to COM 31	SED1567***	32		
		SED1568***	CO	M 0 to COM 53	SED1568***	54		
		SED1569***	CO	M 0 to COM 51	SED1569***	52		
				of the contents of the rom VDD, V1, V4, and Output Voltage		the FR s	ignal, a	64
		Н	Н	V5				
		Н	L	Vdd				
		L	Н	V1				
		L	L	V4				
		Power Save	—	Vdd				
COMS	0	signal. Leave these ope	en if the	put terminals for the i y are not used. node, the same signa				2

• Test Terminals

Pin Name	I/O	Function	No. of Pins
TEST0 to 9	I/O	These are terminals for IC chip testing. They are set to OPEN.	14
		Total: 288 pins for the SE	D1565***

 Total:
 288 pins for the SED1565***.


 272 pins for the SED1566***.
 256 pins for the SED1567***.

 276 pins for the SED1569***.
 276 pins for the SED1569***.

■ ABSOLUTE MAXIMUM RATINGS

Unless otherwise noted, VSS = 0 V

Parame	ter	Symbol	Conditions	Unit
Power Supply Voltage		Vdd	-0.3 to +7.0	V
Power supply voltage (2) (VDD standard) With Triple step-up With Quad step-up		VSS2	-7.0 to +0.3 -6.0 to +0.3 -4.5 to +0.3	V
Power supply voltage (3) (VI	D standard)	V5, Vout	-18.0 to +0.3	V
Power supply voltage (4) (V	D standard)	V1, V2, V3, V4	V5 to +0.3	V
Input voltage		Vin	-0.3 to VDD + 0.3	V
Output voltage		Vo	-0.3 to VDD + 0.3	V
Operating temperature		Topr	-40 to +85	
Storage temperature TCP Bare chip		Tstr	-55 to +100 -55 to +125	°C



Notes and Cautions

- 1. The Vss2, V1 to V5 and VOUT are relative to the VDD = 0V reference.
- 2. Insure that the voltage levels of V1, V2, V3, and V4 are always such that $VDD \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$.
- 3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.

■ DC CHARACTERISTICS

Unless otherwise specified, VSS = 0 V, VDD = 3.0 V \pm 10%, Ta = –40 to 85°C

		tem	Symbol	Condit	ion		Rating		Units	Applicable
		tem	Symbol	Condit	Condition		Тур.	Max.	Units	Pin
	erating Itage (1)	Recommended Voltage Possible Operating Voltage	Vdd			2.7 1.8		3.3 5.5	V V	Vdd*1 Vdd*1
	erating	Recommended	Vss2	(Relative to VDD)		-3.3	_	-2.7	V	VSS2
Vo	ltage (2)	Voltage Possible Operating Voltage	Vss2	(Relative to VDD)		-6.0	_	-1.8	V	VSS2
	erating Itage (3)	Possible Operating Voltage	V5	(Relative to VDD)		-16.0	_	-4.5	V	V5 *2
		Possible Operating Voltage Possible Operating Voltage	V1, V2 V3, V4	(Relative to VDD) (Relative to VDD)		0.4 × V5 V5	_	VDD 0.6 × V5	V	V1, V2 V3, V4
		put Voltage out Voltage	Vihc Vilc			$\begin{array}{c} 0.8 \times \text{VDD} \\ \text{Vss} \end{array}$		VDD $0.2 \times VDD$	V V	*3 *3
		utput Voltage Itput Voltage	Vонс Volc	IOH = -0.5 mA IOL = 0.5 mA		$\begin{array}{c} 0.8 \times \text{VDD} \\ \text{Vss} \end{array}$		$\begin{array}{c} VDD\\ 0.2\timesVDD \end{array}$	V V	*4 *4
	out leakage Itput leaka	e current ge current	Ili Ilo	VIN = VDD or VSS		-1.0 -3.0		1.0 3.0	μΑ μΑ	*5 *6
	luid Crysta I Resistan		Ron	Ta = 25°C (Relative To VDD)	V5 = -14.0 V V5 = -8.0 V	—	2.0 3.2	3.5 5.4	ΚΩ ΚΩ	SEGn COMn *7
		mption Current age Current	ISSQ I5Q	V5 = -18.0 V (Rela	ative To Vdd)		0.01 0.01	5 15	μΑ μΑ	Vss, Vss2 V5
Inp	out Termin	al Capacitance	CIN	Ta = 25°C f = 1 Mł	Hz	_	5.0	8.0	pF	
	cillator equency	Internal Oscillator	fosc	Ta = 25°C		18	22	26	kHz	*8
	. ,	External Input	fCL	SED1565*,	_{**} /1567* _{**}	18	22	26	kHz	CL
		Internal Oscillator	fosc	Ta = 25°C		27	33	39	kHz	*8
		External Input	fcL	SED1566*,	··*/1569 * ··	14	17	20	kHz	CL
	Input volt	age	Vss2 Vss2	With Triple (Relative With Quad (Relative Relative Relati		-6.0 -4.5	_	-1.8 -1.8	V V	Vss2 Vss2
Voltage C		Step-up output Vol		(Relative to VDD)		-18.0	—	-	V	Vout
		egulator perating Voltage	Vout	(Relative to VDD)		-18.0		-6.0	V	Vout
Inte	Voltage Follower Circuit Operating Voltage		V5	(Relative to VDD)		-16.0		-4.5	V	V5 *9
	Base Vol	tage	Vreg0 Vreg1	Ta = 25°C (Relative to VDD)	–0.05%/°C –0.2%/°C	-2.16 -5.15	-2.10 -4.9	-2.04 -4.65	V V	*10 *10

Ta = 25°C

Ta = 25°C

• Dynamic Consumption Current (1), During Display, with the Internal Power Supply OFF Current consumed by total ICs when an external power supply is used.

Display	Pattern	OFF
---------	---------	-----

ltom	Symbol	Condition		Rating	Units	Notes	
ltem	Symbol	Condition	Min.	Тур.	Max.	Units	Notes
SED1565***	Idd (1)	VDD = 5.0 V, V5 - VDD = -11.0 V	_	18	30	μA	*11
		VDD = 3.0 V, V5 - VDD = -11.0 V	—	16	27		
SED1566***		VDD = 3.0 V, V5 - VDD = -11.0 V	—	13	22		
		VDD = 5.0 V, V5 - VDD = -8.0 V	_	11	19		
		VDD = 3.0 V, V5 - VDD = -8.0 V	—	9	15		
SED1567***		VDD = 5.0 V, V5 - VDD = -8.0 V	_	8	13]	
		VDD = 3.0 V, V5 - VDD = -8.0 V	—	7	12]	
SED1568***/SED1569***		VDD = 5.0 V, V5 - VDD = -8.0 V	_	12	20]	
		VDD = 3.0 V, V5 - VDD = -8.0 V	—	10	17		

Display Pattern Checker

Rating Symbol Notes Condition Units Item Min. Тур. Max. VDD = 5.0 V, V5 - VDD = -11.0 V *11 SED1565*** IDD (1) 23 38 μA VDD = 3.0 V, V5 - VDD = -11.0 V21 35 ____ SED1566*** VDD = 3.0 V, V5 - VDD = -11.0 V17 _ 29 VDD = 5.0 V, V5 - VDD = -8.0 V14 ____ 24 VDD = 3.0 V, V5 - VDD = -8.0 V12 20 SED1567*** VDD = 5.0 V, V5 - VDD = -8.0 V11 18 _ VDD = 3.0 V, V5 - VDD = -8.0 V10 17 SED1568***/SED1569*** VDD = 5.0 V, V5 - VDD = -8.0 V15 25 VDD = 3.0 V, V5 - VDD = -8.0 V13 22 ____


• Dynamic Consumption Current (2), During Display, with the Internal Power Supply ON **Display Pattern OFF**

Display Patter	n OFF						Та	= 25°C
ltere	Cumhal	Condition			Rating	J	11:0:40	Natas
Item	Symbol	Condition	Condition			Max.	Units	Notes
SED1565***	IDD (2)	VDD = 5.0 V, Triple step-up voltage.	Normal Mode	-	67	112	μA	*12
		$V_5 - V_{DD} = -11.0 V$	High-Power Mode	—	114	190]	
		VDD = 3.0 V, Quad step-up voltage.	Normal Mode	_	81	135		
		$V_5 - V_{DD} = -11.0 V$	High-Power Mode	_	138	230		
SED1566***		VDD = 5.0 V, Double step-up voltage.	Normal Mode	—	35	59		
		$V_5 - V_{DD} = -8.0 V$	High-Power Mode		64	107		
		VDD = 3.0 V, Triple step-up voltage.	Normal Mode	-	43	72		
		$V_5 - V_{DD} = -8.0 V$	High-Power Mode	_	84	140]	
		VDD = 3.0 V, Quad step-up voltage.	Normal Mode	_	72	121		
		$V_5 - V_{DD} = -11.0 V$	High-Power Mode	—	128	214		
SED1567***		VDD = 5.0 V, Double step-up voltage.	Normal Mode	—	26	44		
		$V_5 - V_{DD} = -8.0 V$	High-Power Mode	—	60	100		
		VDD = 3.0 V, Triple step-up voltage.	Normal Mode	_	29	49		
		$V_5 - V_{DD} = -8.0 V$	High-Power Mode	—	73	122		
SED1568*** /		VDD = 5.0 V, Double step-up voltage.	Normal Mode	—	37	62		
SED1569***		$V_5 - V_{DD} = -8.0 V$	High-Power Mode	—	67	112		
		VDD = 3.0 V, Triple step-up voltage.	Normal Mode	—	46	77		
		$V_5 - V_{DD} = -8.0 V$	High-Power Mode	-	87	145		



■ TIMING CHARACTERISTICS

• System Bus Read/Write Characteristics 1 (for the 8080 Series MPU)



			(Vc	D = 4.5 V to	5.5 V, Ta = -	-40 to 85°C)
lto m	0:	Cumhal	Condition	Rat	Units	
Item	Signal	Symbol		Min	Max	Units
Address hold time Address setup time	A0	tah8 taw8	_	0 0	—	ns ns
System cycle time	A0	tcyc8	_	166	—	ns
Control L pulse width (\overline{WR}) Control L pulse width (\overline{RD}) Control H pulse width (\overline{WR}) Control H pulse width (\overline{RD})	WR RD WR RD RD	tcclw tcclr tccнw tccнr	_	30 70 30 30		ns ns ns ns
Data setup time Address hold time	D0 to D7	tds8 tdн8	_	30 10	_	ns ns
RD access time Output disable time		tacc8 toн8	CL = 100 pF	5	70 50	ns ns

			(VL	$D = 2.7 \times 10$	4.5 V, Ia = -	-40 to 85°C)
ltom	Signal	Symbol	Condition	Rat	Unito	
Item		Symbol	Condition	Min	Max	Units
Address hold time	A0	tанв	—	0	_	ns
Address setup time		taw8		0		ns
System cycle time	A0	tcyc8	—	300	—	ns
Control L pulse width (WR)	WR	tcclw	—	60	_	ns
Control L pulse width (RD)	RD	t CCLR		120		ns
Control H pulse width (WR)	WR	t сснw		60		ns
Control H pulse width (RD)	RD	t CCHR		60	—	ns
Data setup time	D0 to D7	tDS8	—	40		ns
Address hold time		tdh8		15		ns
RD access time		t _{ACC8}	CL = 100 pF	_	140	ns
Output disable time		tонв		10	100	ns

$(V_{DD} = 2.7 \text{ V to } 4.5 \text{ V}, \text{ Ta} = -40 \text{ to } 85^{\circ}\text{C})$

lto m	Signal	Cumhal	Condition	Rat	ing	Units			
Item		Symbol	Condition	Min	Max	Units			
Address hold time	A0	tанв	—	0	—	ns			
Address setup time		taw8		0	—	ns			
System cycle time	A0	tcyc8	—	1000	—	ns			
Control L pulse width (WR)	WR	tcclw	_	120		ns			
Control L pulse width (RD)	RD	tcclr		240	_	ns			
Control H pulse width (WR)	WR	tcchw		120	_	ns			
Control H pulse width (RD)	RD	t CCHR		120	—	ns			
Data setup time	D0 to D7	t _{DS8}	_	80		ns			
Address hold time		tdh8		30	_	ns			
RD access time		t _{ACC8}	CL = 100 pF		280	ns			
Output disable time		tонв		10	200	ns			


 $(V_{DD} = 1.8 \text{ V to } 2.7 \text{ V}, \text{ Ta} = -40 \text{ to } 85^{\circ}\text{C})$

*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) \leq (tcycs - tccLw - tccHw) for (tr + tf) \leq (tcycs - tccLR - tccHR) are specified.

*2 All timing is specified using 20% and 80% of VDD as the reference.

*3 tccLw and tccLR are specified as the overlap between $\overline{CS1}$ being "L" (CS2 = "H") and \overline{WR} and \overline{RD} being at the "L" level.

• System Bus Read/Write Characteristics 2 (6800 Series MPU)



				(Vi	DD = 4.5 V to	5.5 V, Ta = -	-40 to 85°C)	
Marine .		Cinnal	Cumhal	Condition	Rat	ing	Units	
Item		Signal	Symbol	Symbol Condition		Max	Units	
Address hold time Address setup time		A0	tah6 taw6		0 0		ns ns	
System cycle time		A0	tcyc6	_	166	_	ns	
Data setup time Data hold time		D0 to D7	tds6 tdн6	_	30 10	_	ns ns	
Access time Output disable time			tacc6 toн6	CL = 100 pF	 10	70 50	ns ns	
Enable H pulse time	Read Write	E	tcclw tcclr		70 30		ns ns	
Enable L pulse time	Read Write	E	tсснw tсснr	_	30 30		ns ns	

				(Vi	DD = 2.7 V to	4.5 V, Ta = -	-40 to 85°C	
Hama		0 in mal	Cumb al		Rating		Units	
ltem		Signal	Symbol	Condition	Min	Max	Units	
Address hold time Address setup time		A0	tah6 taw6	_	000	—	ns ns	
System cycle time		A0	tcyc6	_	300	_	ns	
Data setup time Data hold time		D0 to D7	tds6 tdH6	_	40 15	—	ns ns	
Access time Output disable time			tacc6 toh6	CL = 100 pF	10	140 100	ns ns	
Enable H pulse time	Read Write	E	tcclw tcclr	_	120 60		ns ns	
Enable L pulse time	Read Write	E	tсснw tсснr	_	60 60		ns ns	

				(Vi	DD = 1.8 V to	2.7 V, Ta = -	–40 to 85°C)
		Circus	0h.al		Ra	Unito	
ltem		Signal	Symbol	Symbol Condition		Max	Units
Address hold time Address setup time		A0	tah6 taw6	—	0 0	_	ns ns
System cycle time		A0	tcyc6	_	1000	_	ns
Data setup time Data hold time		D0 to D7	tds6 tdн6	—	80 30		ns ns
Access time Output disable time			tacc6 toн6	CL = 100 pF	<u>–</u> 10	280 200	ns ns
Enable H pulse time	Read Write	E	tcclw tcclr		240 120	_	ns ns
Enable L pulse time	Read Write	E	tсснw tсснr	_	120 120	_	ns ns


*1 The input signal rise time and fall time (tr, tr) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + $t_{f} \le (t_{CYC6} - t_{EWLW} - t_{EWHW})$ for $(t_{r} + t_{f}) \le (t_{CYC6} - t_{EWLR} - t_{EWHR})$ are specified.

 $^{\ast}2$ $\,$ All timing is specified using 20% and 80% of VDD as the reference.

*3 tewLw and tewLR are specified as the overlap between $\overline{CS1}$ being "L" (CS2 = "H") and E.

EPSON

• Serial Interface



(VDD = 4.5 V to 5.5 V, Ta = –40 to $85^\circ C$)

		,,				
ltem	Cignal C.	Symbol	Condition	Rat	Units	
item	Signal Symbo		Condition	Min	Max	Units
Serial Clock Period SCL "H" pulse width	SCL	tscүc tsнw	—	200 75	_	ns ns
SCL "L" pulse width		ts∟w		75	—	ns
Address setup time Address hold time	A0	tsas tsah		50 100		ns ns
Data setup time Data hold time	SI	tsds tsdн		50 50	—	ns ns
CS-SCL time	CS	tcss tcsн	_	100 100	—	ns ns

$(V_{DD} = 2.7 \text{ V to } 4.5 \text{ V}, \text{ Ta} = -40 \text{ to } 85^{\circ}\text{C})$

Itom	Cianal	Cumhal	Condition	Rat	ing	Units
Item	Signal	Symbol	Symbol Condition		Max	Units
Serial Clock Period SCL "H" pulse width SCL "L" pulse width	SCL	tscүc tsнw tsLw	_	250 100 100		ns ns ns
Address setup time Address hold time	A0	tsas tsah		150 150	_	ns ns
Data setup time Data hold time	SI	tsds tsdн		100 100	_	ns ns
CS-SCL time	CS	tcss tcsн	_	150 150		ns ns


			(*!	$D = 1.6 \times 10$,	+0 10 00 0)
ltom	Signal	Symbol	Condition	Rat	Units	
Item	Signal	Symbol	Condition	Min	Max	Units
Serial Clock Period	SCL	tscyc	_	400		ns
SCL "H" pulse width		tshw		150		ns
SCL "L" pulse width		ts∟w		150		ns
Address setup time	AO	tsas	_	250		ns
Address hold time		t SAH		250		ns
Data setup time	SI	tsds	_	150		ns
Data hold time		tsdh		150		ns
CS-SCL time	CS	tcss	_	250		ns
		tcsн		250		ns

 $(VDD = 1.8 V \text{ to } 2.7 V, Ta = -40 \text{ to } 85^{\circ}C)$

*1 The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

 $^{\ast}2$ $\,$ All timing is specified using 20% and 80% of VDD as the standard.

Display Control Output Timing



$(V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}, \text{ Ta} = -40 \text{ to } 85^{\circ}\text{C})$

ltom	Cianal	Symbol	Condition		Rating		Units
Item	Signal S	Symbol	Condition	Min	Тур	Max	Units
FR delay time	FR	t dfr	C∟ = 50 pF	_	10	40	ns

$(VDD = 2.7 V \text{ to } 4.5 V, Ta = -40 \text{ to } 85^{\circ}C)$

Item	Cianal	Symbol	Condition	Rating		Units	
	Signal Symbo	Symbol		Min	Тур	Max	Units
FR delay time	FR	t DFR	C∟ = 50 pF	_	20	80	ns


 $(VDD = 1.8 V \text{ to } 2.7 V, Ta = -40 \text{ to } 85^{\circ}C)$

ltere	Cianal	Cumb al	Condition	Rating			Units
Item	Signal	Symbol	Condition	Min	Тур	Max	Units
FR delay time	FR	t DFR	C∟ = 50 pF	—	50	200	ns

*1 Valid only when the master mode is selected.

*2 All timing is based on 20% and 80% of VDD.

Reset Timing



$(VDD = 4.5 V \text{ to } 5.5 V, Ta = -40 \text{ to } 85^{\circ}C)$

14 a rea	Signal	Symbol	Condition	Rating			Unito
Item	Signal	Symbol	Condition	Min	Тур	Max	Units
FR delay time		tr	—	_	—	0.5	μs
Reset "L" pulse width	RES	trw		0.5	—	_	μs

				(100 =		, i a –	10 10 00 0)
ltere	Cimrol	Symbol Condition	Condition	Rating			Unite
Item	Signal		Min	Тур	Max	Units	
FR delay time		tr	—	—	—	1	μs
Reset "L" pulse width	RES	trw		1	_	_	μs

$(VDD = 1.8 V \text{ to } 2.7 V, Ta = -40 \text{ to } 85^{\circ}C)$

 $(V_{DD} = 2.7 \text{ V to } 4.5 \text{ V} \text{ Ta} = -40 \text{ to } 85^{\circ}\text{C})$

ltow	Ciamal	Quarkal	Condition	Rating			Unite
Item	Signal	Symbol	Condition	Min	Тур	Max	Units
FR delay time		tr	—	—	—	1.5	μs
Reset "L" pulse width	RES	trw		1.5	—	—	μs

*1 All timing is specified with 20% and 80% of VDD as the standard.

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe, U.S.A) 421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5812 FAX: 042-587-5564

ED International Marketing Department II (ASIA) 421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5814 FAX: 042-587-5110 Electronic devices information on the Epson WWW server. http://www.epson.co.jp/device/



First issue February, 1999 Printed in February, 2000 Japan 🕀