
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC7MH123AFK, TC7MH221AFK

Dual Monostable Multivibrator TC7MH123AFK Retriggerable TC7MH221AFK Non-Retriggerable

The TC7MH123AFK, TC7MH221AFK are advanced high speed CMOS monostable multivibrator fabricated with silicon gate $\rm C^2MOS$ technology.

There are two trigger inputs, \overline{A} input (negative edge), and B input (positive edge). These inputs are valid for a slow rise/fall time signal ($t_r = t_f = 1$ s) as they are schmitt trigger inputs. This device may also be triggered by using \overline{CLR} input (positive edge).



Weight: 0.02 g (typ.)

After triggering, the output stays in a monostable state for a time period determined by the external resistor and capacitor (Rx, Cx). A low level at the \overline{CLR} input breaks this state.

Limits for Cx and Rx are:

External capacitor, Cx............ No limit External resistor, Rx............... VCC = 2.0 V more than 5 k Ω VCC = 3.0 V more than 1 k Ω

An input protection circuit ensures that 0 to 7 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High speed: $t_{pd} = 8.1 \text{ ns (typ.) (VCC} = 5 \text{ V)}$
- Low power dissipation: Standby state I_{CC} = 4 μA (max) (Ta = 25°C)

Active state $ICC = 600 \mu A \text{ (max) (VCC} = 5.0 \text{ V)}$

- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- · Power down protection is equipped with all inputs.
- Balanced propagation delays: $t_pLH \approx t_pHL$
- Wide operating voltage range: $V_{CC \text{ (opr)}} = 2 \sim 5.5 \text{ V}$
- Pin and function compatible with 74HC123A/221A

000630EBA

damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The products described in this document are subject to the foreign exchange and foreign trade laws

• The information contained herein is subject to change without notice.


TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the
buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and
to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or
damage to property.

[•] The Toshiba products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These Toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of Toshiba products listed in this document shall be made at the customer's own risk.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.




Pin Assignment (top view)



Note: When using a single circuit only, please set $\overline{\mathsf{CLR}}$ to L, keep $\mathsf{Rx/Cx} \cdot \mathsf{Q} \cdot \overline{\mathsf{Q}}$ open and set other pins to either H or L.

IEC Logic Symbol




Truth Table

Inputs			Out	puts	Note	
Ā	В	CLR	Q	Q	Note	
\neg	Н	Н			Output enable	
Х	L	Н	L	Н	Inhibit	
Н	Х	Н	L	Н	Inhibit	
L		Н			Output enable	
L	Н	_			Output enable	
Х	X	L	L	Н	Reset	

X: Don't care



Block Diagram



Note1: Cx, Rx, Dx are external capacitor, resistor, and diode, respectively.

Note2: External clamping diode, Dx;

The external capacitor is charged to V_{CC} level in the wait state, i.e. when no trigger is applied. If the supply voltage is turned off, Cx is discharges mainly through the internal (parasitic) diode. If Cx is sufficiently large and V_{CC} drops rapidly, there will be some possibility of damaging the IC through in rush current or latch-up. If the capacitance of the supply voltage filter is large enough and V_{CC} drops slowly, the in rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is ± 20 mA.

In the case of a large Cx, the limit of fall time of the supply voltage is determined as follows:


$$t_f \ge (V_{CC} - 0.7) \cdot Cx/20 \text{ mA}$$

(tf is the time between the supply voltage turn off and the supply voltage reaching $0.4\ V_{CC}$) In the even a system does not satisfy the above condition, an external clamping diode (Dx) is needed to protect the IC from rush current.




System Diagram

TC7MH123AFK



Timing Chart


TC7MH123AFK






System Diagram

TC7MH221AFK



Timing Chart

TC7MH221AFK





Functional Description

(1) Stand-by state

The external capacitor (Cx) is fully charged to VCC in the stand-by state. That means, before triggering, the QP and QN transistors which are connected to the Rx/Cx node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies turn off. The total supply current is only leakage current.

(2) Trigger operation

Trigger operation is effective in any of the following three cases.

- A input is low, and the B input has a rising signal
- B input is high, and the \overline{A} input has a falling signal
- \overline{A} input is low and the B input is high, and the \overline{CLR} input has a rising signal

After a trigger becomes effective, comparators C1 and C2 start operating, and QN is turned on. The external capacitor discharges through QN. The voltage level at the Rx/Cx node drops. If the Rx/Cx voltage level falls to the internal reference voltage Vref L, the output of C1 becomes low. The flip-flop is then reset and QN turns off. At that moment C1 stops but C2 continues operating.

After QN turns off, the voltage at the Rx/Cx node starts rising at a rate determined by the time constant of external capacitor Cx and resistor Rx.

Upon triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of Rx/Cx changes from falling to rising. When Rx/Cx reaches the internal reference voltage Vref H, the output of C2 becomes low, the output Q goes low and C2 stops its operation. That means, after triggering, when the voltage level of the Rx/Cx node reaches Vref H, the IC returns to its monostable state.

With large values of Cx and Rx, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, t_w (OUT), is as follows:

 t_w (OUT) = 1.0 Cx Rx

(3) Retrigger operation (TC7MH123AFK)

When a new trigger is applied to either input A or B while in the monostable state, it is effective only if the IC is charging Cx. The voltage level of the Rx/Cx node then falls to Vref L level again. Therefore the Q output stays high if the next trigger comes in before the time period set by Cx and Rx. If the new trigger is very close to previous trigger, such as an occurrence during the discharge cycle, it will have no effect.

The minimum time for a trigger to be effective 2nd trigger, trr (min), depends on VCC and Cx.

(4) Reset operation

In normal operation, the CLR input is held high. If CLR is low, a trigger has no effect because the Q output is held low and the trigger control F/F is reset. Also, QP turns on and Cx is charged rapidly to VCC.

This means if $\overline{\text{CLR}}$ is set low, the IC goes into a wait state.



Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	-0.5~7.0	V
DC input voltage	V _{IN}	-0.5~7.0	V
DC output voltage	V _{OUT}	-0.5~V _{CC} + 0.5	V
Input diode current	I _{IK}	-20	mA
Output diode current	lok	±20	mA
DC output current	lout	±25	mA
DC V _{CC} /ground current	Icc	±50	mA
Power dissipation	PD	180	mW
Storage temperature	T _{stg}	−65 ~ 150	°C

Recommended Operating Conditions

Characteristics	Symbol	Rating	Unit	
Supply voltage	V _{CC}	2.0~5.5	V	
Input voltage	V _{IN}	0~5.5	V	
Output voltage	V _{OUT}	0~V _{CC}	V	
Operating temperature	T _{opr}	-40~85	°C	
Input rise and fall time	dt/dv	$0\sim100~(V_{CC}=3.3\pm0.3~V)$	ns/V	
(CLR only)	αί/αν	$0 \sim 20 \ (V_{CC} = 5 \pm 0.5 \ V)$		
External capacitor	Сх	No limitation (Note3)	F	
External resistor	Rx	≥ 5 k (V _{CC} = 2.0 V) (Note3)	0	
LAIGITIAI TESISIOI	ΓXX	≥ 1 k (V _{CC} ≥ 3.0 V) (Note3)	Ω	

Note3: The maximum allowable values of Cx and Rx are a function of leakage of capacitor of Cx, the leakage of TC7MH123A/221A, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for $Rx > 1 M\Omega$.



Electrical Characteristics

DC Characteristics

Characteristics		Symbol	Test Condition			Ta = 25°C			Ta = -40~85°C		Unit
		Cymbol			V _{CC} (V)	Min	Тур.	Max	Min	Max	Offic
			_		2.0	1.50	_	_	1.50	_	V
	High level	V _{IH}			3.0~5.5	$\begin{array}{c} V_{CC} \\ \times 0.7 \end{array}$	_	_	V _{CC} × 0.7	_	
Input voltage					2.0	_	_	0.50	_	0.50	V
	Low level	V _{IL}	_		3.0~5.5	_	_	V _{CC} × 0.3	_	V _{CC} × 0.3	
					2.0	1.9	2.0	_	1.9	_	
				$I_{OH} = -50 \ \mu A$	3.0	2.9	3.0	_	2.9	_	
	High level	V _{OH}	V _{IN} = V _{IH} or V _{IL}		4.5	4.4	4.5	_	4.4	_	
				$I_{OH} = -4 \text{ mA}$	3.0	2.58	_	_	2.48	_	V
Output voltage				$I_{OH} = -8 \text{ mA}$	4.5	3.94	_	_	3.80	_	
Output voltage	Low level	V _{OL}	V _{IN} = V _{IH} or V _{IL}		2.0	_	0	0.1	_	0.1	V
				$I_{OL} = 50 \ \mu A$	3.0	_	0	0.1	_	0.1	
					4.5		0	0.1	_	0.1	
				$I_{OL} = 4 \text{ mA}$	3.0		_	0.36	_	0.44	
				$I_{OL} = 8 \text{ mA}$	4.5		_	0.36	_	0.44	
Input leakage cu	rrent	I _{IN}	V _{IN} = 5.5 V or GND		0~5.5		_	±0.1	_	±1.0	μΑ
Rx/Cx terminal off-state current		I _{IN}	V _{IN} = V _{CC} or GND		5.5	_	_	±0.25	_	±.2.50	μА
Quiescent supply current		Icc	V _{IN} = V _{CC} or GND		5.5	_	_	4.0	_	40.0	μА
Active-state supply current (Note4)			V V ··· OND		3.0		160	250	_	280	
		$V_{IN} = V_{CC}$ or GND			4.5	_	380	500	_	650	μΑ
			$Rx/Cx = 0.5 V_{CC}$		5.5		560	750		975	

Note4: Per circuit

Timing Requirements (Input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition		Ta = 25°C		Ta = -40~85°C	Unit	
Characteristics	Symbol	rest Condition	V _{CC} (V)	Typ. Limit		Limit	Offic	
Minimum pulse width	t _{w (L)}		3.3 ± 0.3		5.0	5.0	ns	
Williman paise wath	t _{w (H)}	_	5.0 ± 0.5		5.0	5.0		
Minimum clear width (CLR)	4		3.3 ± 0.3		5.0	5.0	ns	
Willimum clear width (CER)	t _{w (L)}	_	5.0 ± 0.5		5.0	5.0	110	
		$Rx = 1 k\Omega$	3.3 ± 0.3	60	_	_	ns	
Minimum retrigger time	t _{rr}	Cx = 100 pF	5.0 ± 0.5	39		_	115	
(Note5)	۲rr	$Rx = 1 k\Omega$	3.3 ± 0.3	1.5	_	_		
		$Cx = 0.01 \mu F$	5.0 ± 0.5	1.2	_	_	μs	

Note5: For TC7MH123AFK only



AC Characteristics (Input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol Test Condition				-	Ta = 25°0		Ta = -40~85°C		Unit
Characteristics	Cymbol	rest Condition	V _{CC} (V)	C _L (pF)	Min	Тур.	Max	Min	Max	Offic
	t _{pLH}	_	3.3 ± 0.3	15	_	13.4	20.6	1.0	24.0	ns
Propagation delay time			3.3 ± 0.3	50	_	15.9	24.1	1.0	27.5	
$(A, B-Q, \overline{Q})$	t _{pHL}		5.0 ± 0.5	15		8.1	12.0	1.0	14.0	
			3.0 ± 0.3	50		9.6	14.0	1.0	16.0	
			3.3 ± 0.3	15	_	14.5	22.4	1.0	26.0	
Propagation delay time	t _{pLH}		3.3 ± 0.3	50		17.0	25.9	1.0	29.5	ns
$(\overline{CLR}\ trigger\text{-}Q,\ \overline{Q}\)$	tpHL		5.0 ± 0.5	15	_	8.7	12.9	1.0	15.0	115
			3.0 ± 0.3	50		10.2	14.9	1.0	17.0	
	t _{pLH} t _{pHL}	_	3.3 ± 0.3	15	_	10.3	15.8	1.0	18.5	
Propagation delay time			3.3 ± 0.3	50		12.8	19.3	1.0	22.0	ns
$(\overline{CLR}-Q,\ \overline{Q})$			5.0 ± 0.5	15		6.3	9.4	1.0	11.0	
				50		7.8	11.4	1.0	13.0	
		Cx = 28 pF	3.3 ± 0.3	50		160	240	_	300	ns
		$Rx = 2 k\Omega$	5.0 ± 0.5	50	_	133	200	_	240	
Output pulse width	t 0.17	Cx = 0.01 μF	3.3 ± 0.3	50	90	100	110	90	110	
Output puise width	twout	$Rx = 10 \text{ k}\Omega$	5.0 ± 0.5	50	90	100	110	90	110	μs
		$Cx = 0.1 \mu F$	3.3 ± 0.3	50	0.9	1.0	1.1	0.9	1.1	ms
		$Rx = 10 \text{ k}\Omega$	5.0 ± 0.5	50	0.9	1.0	1.1	0.9	1.1	1113
Output pulse width error between circuits (in same package)	Δt_{WOUT}	_		50	_	±1	_	_	_	%
Input capacitance	C _{IN}	-	_		_	4	10	_	10	pF
Power dissipation capacitance	C _{PD}			(Note6)	_	73	_	_	_	pF


Note6: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:


 $I_{CC \text{ (opr)}} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}' \cdot Duty/100 + I_{CC}/2 \text{ (per circuit)}$

(ICC': active supply current)


(Duty: %)








Input Equivalent Circuit



Package Dimensions



Weight: 0.02 g (typ.)