**Features** 



# 

## Compact 155Mbps to 3.2Gbps **Limiting Amplifier**

#### **General Description**

The MAX3748 multirate limiting amplifier functions as a data quantizer for SONET, Fibre Channel, and Gigabit Ethernet optical receivers. The amplifier accepts a wide range of input voltages and provides constant-level current-mode logic (CML) output voltages with controlled edge speeds.

A received-signal-strength indicator (RSSI) is available when the MAX3748 is combined with the MAX3744 SFP transimpedance amplifier (TIA). A receiver consisting of the MAX3744\* and the MAX3748 can provide up to 19dB RSSI dynamic range. Additional features include a programmable loss-of-signal (LOS) detect, an optional disable function (DISABLE), and an output signal polarity reversal (OUTPOL). Output disable can be used to implement squelch.

The combination of the MAX3748 and the MAX3744 allows for the implementation of all the small-form-factor SFF-8472 digital diagnostic specifications using a standard 4-pin TO-46 header. The MAX3748 is packaged in a 3mm x 3mm 16-pin QFN package with an exposed pad.

\*Future product—contact factory for availability.

#### **Applications**

Gigabit Ethernet SFF/SFP Transceiver Modules Fibre Channel SFF/SFP Transceiver Modules Multirate OC-3 to OC-48-FEC SFF/SFP Transceiver Modules

#### **♦ SFP Reference Design Available**

- ♦ 16-Pin QFN Package with 3mm × 3mm Footprint
- ♦ Single +3.3V Supply Voltage
- ♦ 86ps Rise and Fall Time
- ♦ Loss of Signal with Programmable Threshold
- ♦ RSSI Interface (with MAX3744 TIA)
- **♦ Output Disable**
- **♦ Polarity Select**
- ♦ 8.5psp-p Deterministic Jitter (3.2Gbps)

#### **Ordering Information**


PART	TEMP RANGE	PIN- PACKAGE	PACKAGE CODE
MAX3748ETE	-40°C to +85°C	16 QFN-EP*	T1633-3

<sup>\*</sup>EP = Exposed pad.

Functional Diagram and Pin Configuration appear at end of data sheet.

Typical Operating Circuits continued at end of data sheet.

#### Typical Operating Circuits



NIXIN

#### **ABSOLUTE MAXIMUM RATINGS**

Power-Supply Voltage (VCC)	0.5V to +6.0V
Voltage at IN+, IN	(V <sub>CC</sub> - 2.4V) to (V <sub>CC</sub> + 0.5V)
Voltage at DISABLE, OUTPOL, R	SSI,
CAZ1, CAZ2, LOS, TH	0.5V to (V <sub>CC</sub> + 0.5V)
Current into LOS	1mA to +9mA
Differential Input Voltage (IN+ - II)	N-)2.5V

Continuous Current at CML Outputs		
(OUT+, OUT-)	-25mA to	+25mA
Continuous Power Dissipation (T <sub>A</sub> = +70°C)		
16-Pin QFN (derate 17.7mW above +70°C).		1.4W
Operating Junction Temperature Range (T <sub>J</sub> )	55°C to -	+150°C
Storage Ambient Temperature Range (T <sub>S</sub> )	55°C to -	+150°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC}=2.97V\ to\ 3.63V,\ ambient\ temperature=-40^{\circ}C\ to\ +85^{\circ}C,\ CML\ output\ load\ is\ 50\Omega\ to\ V_{CC},\ CAZ=0.1\mu F,\ typical\ values\ are\ at\ +25^{\circ}C,\ V_{CC}=3.3V,\ unless\ otherwise\ specified.$  The data input transition time is controlled by a 4th-order Bessel filter with f-3dB=0.75  $\times$  2.667GHz for all data rates of 2.667Gbps and below, and with f-3dB=0.75  $\times$  3.2GHz for a data rate of 3.2Gbps.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Single-Ended Input Resistance		Single ended to V <sub>CC</sub>	42	50	58	Ω
Input Return Loss		Differential, f < 3GHz, DUT is powered on		13		dB
Input Sensitivity	V <sub>IN-MIN</sub>	(Note 1)			5	mV <sub>P-P</sub>
Input Overload	V <sub>IN-MAX</sub>	(Note 1)	1200			mV <sub>P-P</sub>
Single-Ended Output Resistance		Single ended to V <sub>CC</sub>	42	50	58	Ω
Output Return Loss		Differential, f < 3GHz, DUT is powered on		10		dB
Differential Output Voltage			600	780	1200	mV <sub>P-P</sub>
Differential Output Signal when Disabled		Outputs AC-coupled, V <sub>IN-MAX</sub> applied to input (Note 2)			10	mV <sub>P-P</sub>
		K28.5 pattern at 3.2Gbps		8.5	25	
Deterministic Jitter (Notes 2, 3)	DJ	2 <sup>23</sup> - 1 PRBS equivalent pattern at 2.7Gbps (Note 4)		9.3	30	psp-p
(Notes 2, 3)		K28.5 pattern at 2.1Gbps		7.8	25	
		2 <sup>23</sup> - 1 PRBS equivalent pattern at 155Mbps		25	50	
Random Jitter		Input = 5mV <sub>P-P</sub>		6.5		
(Note 5)		Input = 10mV <sub>P-P</sub>		3		psrms
Data Output Transition Time		20% to 80% (Note 2)		86	115	ps
Input-Referred Noise				185		μV <sub>RMS</sub>
Low Fraguency Cutoff		C <sub>AZ</sub> = open		70		kHz
Low-Frequency Cutoff		$C_{AZ} = 0.1 \mu F$		0.8		KIIZ
Dawar Supply Current	loo	(Note 6)		32	49	m ^
Power-Supply Current	Icc	LOS disabled			37	mA
Power-Supply Noise Rejection	PSNR	f < 2MHz		26		dB
LOSS OF SIGNAL at 2.5Gbps (No	otes 2, 7)					
LOS Hysteresis		10log (VDEASSERT/VASSERT)	1.25	2.2		dB
LOS Assert/Deassert Time		(Note 8)	2		100	μs
Low LOS Assert Level		$R_{TH} = 20k\Omega$	2.8	4.1		mV <sub>P-P</sub>
Low LOS Deassert Level		$R_{TH} = 20k\Omega$		6.7	11.6	mV <sub>P-P</sub>
Medium LOS Assert Level		$R_{TH} = 280\Omega$	10.3	15.2		mV <sub>P-P</sub>

#### **ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{CC} = 2.97V \text{ to } 3.63V, \text{ ambient temperature} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ CML output load is } 50\Omega \text{ to } V_{CC}, \text{ C}_{AZ} = 0.1\mu\text{F}, \text{ typical values are at } +25^{\circ}\text{C}, \text{ V}_{CC} = 3.3V, \text{ unless otherwise specified}. \text{ The data input transition time is controlled by a 4th-order Bessel filter with } f_{-3dB} = 0.75 \times 2.667\text{GHz}$  for all data rates of 2.667Gbps and below, and with  $f_{-3dB} = 0.75 \times 3.2\text{GHz}$  for data rate of 3.2Gbps.)

PARAMETER	SYMBOL	С	ONDITIONS	MIN	TYP	MAX	UNITS
Medium LOS Deassert Level		$R_{TH} = 280\Omega$			25	38.6	mV <sub>P-P</sub>
High LOS Assert Level		$R_{TH} = 80\Omega$		22.8	38.3		$mV_{P-P}$
High LOS Deassert Level		$R_{TH} = 80\Omega$			65.2	99.3	mV <sub>P-P</sub>
LOSS OF SIGNAL at 155Mbps	(Note 7)			•			
LOS Hysteresis		10log (VDEASSERT	T/VASSERT)		2.1		dB
LOS Assert/Deassert Time		(Note 8)			20		μs
Low LOS Assert Level		$R_{TH} = 20k\Omega$			3.5		mV <sub>P-P</sub>
Low LOS Deassert Level		$R_{TH} = 20k\Omega$			5.6		mV <sub>P-P</sub>
Medium LOS Assert Level		$R_{TH} = 280\Omega$			13.3		mV <sub>P-P</sub>
Medium LOS Deassert Level		$R_{TH} = 280\Omega$			21.2		mV <sub>P-P</sub>
High LOS Assert Level		$R_{TH} = 80\Omega$			33.3		mV <sub>P-P</sub>
High LOS Deassert Level		$R_{TH} = 80\Omega$			55.5		mV <sub>P-P</sub>
RSSI							
RSSI Current Gain (Note 9)	Arssi	ARSSI = IRSSI/ICM	1_RSSI		0.03		
Input-Referred RSSI Current		I <sub>RSSI</sub> /A <sub>RSSI</sub>	I <sub>CM_INPUT</sub> < 6.6mA	-31		+33	^
Stability		(Note 10)	ICM_INPUT > 6.6mA	-73		+90	<del>Ι</del> μΑ
TTL/CMOS I/O							
LOS Output High Voltage	VoH	$R_{LOS} = 4.7 k\Omega$ to 1	10k $\Omega$ to V <sub>CC_host</sub> (3V)	2.4			V
LOS Output Low Voltage	V <sub>OL</sub>	$R_{LOS} = 4.7 k\Omega$ to 1	10k $\Omega$ to V <sub>CC_host</sub> (3.6V)			0.4	V
LOS Output Current		$R_{LOS} = 4.7k\Omega$ to 1 IC is powered do	$10$ k $\Omega$ to V <sub>CC_host</sub> (3.3V);			40	μА
DISABLE Input High	VIH			2.0			V
DISABLE Input Low	V <sub>I</sub> L					0.8	V
DISABLE Input Current		$R_{LOS} = 4.7 k\Omega$ to	10kΩ to V <sub>CC_host</sub>			10	μΑ

- Note 1: Between sensitivity and overload, all AC specifications are met.
- Note 2: Guaranteed by design and characterization.
- Note 3: The deterministic jitter caused by this filter is not included in the DJ generation specifications (input).
- **Note 4:** 2<sup>23</sup> 1 PRBS pattern was substituted by K28.5 pattern to determine the high-speed portion of the deterministic jitter. The low-speed portion of the DJ (baseline wander) was obtained by measuring the eye width difference between outputs generated using K28.5 and 2<sup>23</sup> 1 PRBS patterns.
- **Note 5:** Random jitter was measured without using a filter at the input.
- **Note 6:** The supply current measurement excludes the CML output currents by connecting the CML outputs to a separate V<sub>CC</sub> (see Figure 1).
- **Note 7:** Unless otherwise specified, the pattern for all LOS detect specifications is  $2^{23}$  1 PRBS.
- Note 8: The signal at the input is switched between two amplitudes, Signal\_ON and Signal\_OFF, as shown in Figure 2.
- Note 9: ICM INPUT is the input common mode. IRSSI is the current at the RSSI output.
- Note 10: Stability is defined as variation over temperature and power supply with respect to the typical gain of the part.

#### **Typical Operating Characteristics**


 $(T_A = +25^{\circ}C \text{ and } V_{CC} = +3.3V, \text{ unless otherwise specified.})$ 




#### **Typical Operating Characteristics (continued)**

 $(T_A = +25^{\circ}C \text{ and } V_{CC} = +3.3V, \text{ unless otherwise specified.})$ 


## OUTPUT EYE DIAGRAM WITH MAXIMUM INPUT (DATA RATE OF 2.6667Gbps)




#### OUTPUT EYE DIAGRAM AT +100°C (MINIMUM INPUT)




#### ASSERT/DEASSERT LEVELS vs. R<sub>TH</sub>




#### INPUT RETURN GAIN vs. FREQUENCY (SDD11) (INPUT SIGNAL LEVEL = -40dBm)





#### OUTPUT RETURN GAIN vs. FREQUENCY (SDD22) (INPUT SIGNAL LEVEL = -40dBm)




# DETERMINISTIC JITTER vs. INPUT OFFSET VOLTAGE (2.667Gbps, K28.5)







# RSSI CURRENT GAIN vs. INPUT TIA CURRENT (MAX3744 AND MAX3748)



#### **Pin Description**

PIN	NAME	FUNCTION
1, 4, 12	Vcc	Supply Voltage
2	IN+	Noninverted Input Signal, CML
3	IN-	Inverted Input Signal, CML
5	TH	Loss-of-Signal Threshold Pin. Resistor to ground (R <sub>TH</sub> ) sets the LOS threshold. Connecting this pin to V <sub>CC</sub> disables the LOS circuitry and reduces power consumption.
6	DISABLE	Disable Input, CMOS/TTL. The data outputs are held static when this pin is asserted high. The LOS function remains active when the outputs are disabled, CMOS. This pin does not include ESD protection. If routed through the DS1858/DS1859 controller IC, no additional ESD protection is required. Protection can be provided with external diodes.
7	LOS	Noninverted Loss-of-Signal Output. LOS is asserted high when the signal drops below the assert threshold set by the TH input. The output is open collector (Figure 5). This pin does not include ESD protection. If routed through the DS1858/DS1859 controller IC, no additional ESD protection is required. Protection can be provided with external diodes.
8, 16	GND	Supply Ground
9	OUTPOL	Output Polarity Control Input. Connect to GND for an inversion of polarity through the limiting amplifier and connect to $V_{CC}$ for normal operation.
10	OUT-	Inverted Data Output, CML
11	OUT+	Noninverted Data Output, CML
13	RSSI	Received-Signal-Strength Indicator. This current output can be used to obtain a ground-referenced voltage proportional to photodiode current with the MAX3744 by connecting an external resistor between this pin and GND.
14	CAZ2	Offset Correction Loop Capacitor Connection. A capacitor connected between this pin and CAZ1 extends the time constant of the offset correction loop. Typical value of CAZ is 0.1µF. The offset correction is disabled when the CAZ1 and CAZ2 pins are shorted together.
15	CAZ1	Offset Correction Loop Capacitor Connection. A capacitor connected between this pin and CAZ2 extends the time constant of the offset correction loop. Typical value of CAZ is 0.1µF. The offset correction is disabled when the CAZ1 and CAZ2 pins are shorted together.
EP	Exposed paddle	Connect the exposed paddle to board ground for optimal electrical and thermal performance.

#### Detailed Description

The limiting amplifier consists of an input buffer, a multistage amplifier, offset correction circuitry, an output buffer, power-detection circuitry, and signal-detect circuitry (see *Functional Diagram*).

#### **Input Buffer**

The input buffer is shown in Figure 3. It provides  $50\Omega$  termination for each input signal IN+ and IN-. The MAX3748 can be DC- or AC-coupled to a TIA (TIA output offset degrades receiver performance if DC-coupled). The CML input buffer is optimized for the MAX3744 TIA.

#### **Gain Stage**

The high-bandwidth gain stage provides approximately 53dB of gain.




Figure 1. Power-Supply Current Measurement




Figure 2. LOS Deassert Threshold Set 1dB Below the Minimum by Receiver Sensitivity (for Selected R<sub>TH</sub>)

# V<sub>CC</sub> V<sub>CC</sub> SoΩ SoΩ IN 0.25pF STRUCTURES TSKΩ

Figure 3. CML Input Buffer

#### **Offset Correction Loop**

The MAX3748 is susceptible to DC offsets in the signal path because it has high gain. In communication systems using NRZ data with a 50% duty cycle, pulsewidth distortion present in the signal or generated in the transimpedance amplifier appears as an input offset and is reduced by the offset correction loop. For Gigabit Ethernet and Fibre-Channel applications, no capacitor is required. For SONET applications, CAZ = 0.1µF is recommended. This capacitor determines the lower 3dB frequency of the data path.

#### **CML Output Buffer**

The MAX3748 limiting amplifier's CML output provides high tolerance to impedance mismatches and inductive connectors. The output current is approximately 18mA. The output is disabled by connecting the DISABLE pin to VCC. If the LOS pin is connected to the DISABLE pin, the outputs OUT+ and OUT- are at a static voltage (squelch) whenever the input signal level drops below the LOS threshold. The output buffer can be AC- or DC-coupled to the load (Figure 4).

#### Power-Detect and Loss-of-Signal Indicator

The MAX3748 is equipped with an LOS circuitry, which indicates when the input signal is below a programmable threshold, set by resistor R<sub>TH</sub> at the TH pin (see *Typical Operating Characteristics* for appropriate resistor sizing). An averaging peak-power detector com-




Figure 4. CML Output Buffer

pares the input signal amplitude with this threshold and feeds the signal detect information to the LOS output, which is open collector. Two control voltages, VASSERT and VDEASSERT, define the LOS assert and deassert levels. To prevent LOS chatter in the region of the programmed threshold, approximately 2dB of hysteresis is built into the LOS assert/deassert function. Once asserted, LOS is not deasserted until the input amplitude rises to the required level (VDEASSERT) (Figure 5).




Figure 5. LOS Output Circuit

#### **Design Procedure**

#### **Program the LOS Assert Threshold**

External resistor R<sub>TH</sub> programs the LOS threshold. See the Assert/Deassert Levels vs. R<sub>TH</sub> graph in the *Typical Operating Characteristics* to select the appropriate resistor.

#### **Select the Coupling Capacitor**

When AC-coupling is desired, coupling capacitors  $C_{IN}$  and  $C_{OUT}$  should be selected to minimize the receiver's deterministic jitter. Jitter is decreased as the input low-frequency cutoff ( $f_{IN}$ ) is decreased:

$$f_{IN} = 1 / [2\pi(50)(C_{IN})]$$

For ATM/SONET or other applications using scrambled NRZ data, select (C<sub>IN</sub>, C<sub>OUT</sub>)  $\geq$  0.1µF, which provides f<sub>IN</sub> < 32kHz. For Fibre Channel, Gigabit Ethernet, or other applications using 8B/10B data coding, select (C<sub>IN</sub>, C<sub>OUT</sub>)  $\geq$  0.01µF, which provides f<sub>IN</sub> < 320kHz. Refer to Application Note HFAN-1.1: Choosing AC-Coupling Capacitors.

#### **Select the Offset-Correction Capacitor**

The capacitor between CAZ1 and CAZ2 determines the time constant of the signal path DC offset cancellation loop. To maintain stability, it is important to keep a one-decade separation between  $f_{\text{IN}}$  and the low-frequency cutoff ( $f_{\text{OC}}$ ) associated with the DC offset cancellation

circuit. For ATM/SONET or other applications using scrambled NRZ data,  $f_{\rm IN} < 32 {\rm kHz}$ , so  $f_{\rm OCMAX} < 3.2 {\rm kHz}$ . Therefore,  $C_{\rm AZ} = 0.1 \mu F$  ( $f_{\rm OC} = 2 {\rm kHz}$ ). For Fibre Channel or Gigabit Ethernet applications, leave pins CAZ1 and CAZ2 open.

#### **RSSI Implementation**

The SFF-8472 Digital Diagnostic specification requires monitoring of input receive power. The MAX3748 and MAX3744 receiver chipset allows for the monitoring of the average receive power by measuring the average DC current of the photodiode.

The MAX3744 preamp measures the average photodiode current and provides the information to the output common mode. The MAX3748 RSSI detect block senses the common-mode DC level of input signals IN+ and IN-and provides a ground-referenced output signal (RSSI) proportional to the photodiode current. The advantage of this implementation is that it allows the TIA to be packaged in a low-cost conventional 4-pin TO-46 header.


The MAX3748 RSSI output is connected to an analog input channel of the DS1858/DS1859 SFP controller to convert the analog information into a 16-bit word. The DS1858/DS1859 provide the receive-power information to the host board of the optical receiver through a 2-wire interface. The DS1859 allows for internal calibration of the receive-power monitor.

The MAX3744 and the MAX3748 have been optimized to achieve RSSI stability of 2.5dB within the range of 6μA to 500μA of average input photodiode current. To achieve the best accuracy, Maxim recommends receive power calibration at the low end (6μA) and the high end (500μA) of the required range; see the RSSI Current Gain graph in the *Typical Operating Characteristics*.


#### Connecting to the DS1858/DS1859

For best use of the RSSI monitor, capacitor C1 and resistor R1 shown in the first *Typical Application Circuit* need to be placed as close as possible to the Dallas diagnostic monitor with the ground of C1 and R1 the same as the DS1858/DS1859 ground. Capacitor C1 suppresses system noise on the RSSI signal. R1 =  $3k\Omega$  and C1 =  $0.1\mu F$  is recommended.

### Typical Operating Circuits (continued)



#### Functional Diagram



#### Pin Configuration

#### 


#### \_Chip Information

TRANSISTOR COUNT: 1468 PROCESS: SiGe Bipolar

10 \_\_\_\_\_\_ **//**| **//**|

#### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



PKG		12L 3x3			16L 3x3										
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.			EXF	POSE	D PAI	O VAR	RIATIO	ONS	
Α	0.70	0.75	0.80	0.70	0.75	0.80	PKG. CODES		D2			E2			
b	0.20	0.25	0.30	0.20	0.25	0.30	CODES	MIN.	NOM.	мах.	MIN.	NOM.	MAX.	PIN ID	JEDEC
D	2.90	3.00	3.10	2.90	3.00	3.10	T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1
Е	2.90	3.00	3.10	2.90	3.00	3.10	T1633-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
		0.50 BSC			0.50 BSC		T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	-
L	0.45		0.65	0.30	0.40	0.50									
N		12			16										
ND	-	3			4										
NE	-	3			4										
A1	0	0.02	0.05	0	0.02	0.05									
A2 k	0.25	0.20 REF	-	0.25	0.20 REF	<del>.</del>									
ALL D N IS T THE JESD WITH MARI DIME FROM ND A DEPO	DIMENS THE TO TERMIN 95-1 S 95-1 S IN THE KED FE NSION IN TERM ND NE DPULAT	SIONS AF TAL NUM NAL #1 ID PP-012. E ZONE IN ATURE. b APPLIE MINAL TIF REFER 1 TION IS P	RE IN MI MBER O DETAIL DETAIL DICATI ES TO M C TO THE POSSIBL IES TO	LLIMETI F TERM ER AND S OF TE ED. THE METALLI NUMBE LE IN A S THE EX	ERS. ANI INALS. TERMIN ERMINAL: TERMIN ZED TEF R OF TE SYMMET POSED I	. #1 IDEN NAL #1 ID RMINAL A RMINALS RICAL FA		T BE LO D OR 0 mm AN	ID 0.25						

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.