

# PIC18FXX2 Data Sheet

# High Performance, Enhanced FLASH Microcontrollers with 10-Bit A/D

© 2001 Microchip Technology Inc.

#### Note the following details of the code protection feature on PICmicro<sup>®</sup> MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### Trademarks


The Microchip name and logo, the Microchip logo, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, KEELOQ, SEEVAL, MPLAB and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Total Endurance, ICSP, In-Circuit Serial Programming, Filter-Lab, MXDEV, microID, *Flex*ROM, *fuzzy*LAB, MPASM, MPLINK, MPLIB, PICC, PICDEM, PICDEM.net, ICEPIC, Migratable Memory, FanSense, ECONOMONITOR, Select Mode and microPort are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2001, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



### 28/40-pin High Performance, Enhanced FLASH Microcontrollers with 10-Bit A/D

#### High Performance RISC CPU:

- C compiler optimized architecture/instruction set
  - Source code compatible with the PIC16C, PIC17C and PIC18C instruction sets
- Linear program memory addressing to 32 Kbytes
- · Linear data memory addressing to 1.5 Kbytes

Device		hip Program ⁄Iemory	On-Chip RAM	Data EEPROM
Device	FLASH (bytes)	# Single Word Instructions	(bytes)	(bytes)
PIC18F242	16K	8192	768	256
PIC18F252	32K	16384	1536	256
PIC18F442	16K	8192	768	256
PIC18F452	32K	16384	1536	256

- Up to 10 MIPs operation:
  - DC 40 MHz osc./clock input
  - 4 MHz 10 MHz osc./clock input with PLL active
- 16-bit wide instructions, 8-bit wide data path
- Priority levels for interrupts
- 8 x 8 Single Cycle Hardware Multiplier

#### **Peripheral Features:**

- High current sink/source 25 mA/25 mA
- Three external interrupt pins
- Timer0 module: 8-bit/16-bit timer/counter with 8-bit programmable prescaler
- Timer1 module: 16-bit timer/counter
- Timer2 module: 8-bit timer/counter with 8-bit period register (time-base for PWM)
- Timer3 module: 16-bit timer/counter
- Secondary oscillator clock option Timer1/Timer3
- Two Capture/Compare/PWM (CCP) modules. CCP pins that can be configured as:
  - Capture input: capture is 16-bit, max. resolution 6.25 ns (TCY/16)
  - Compare is 16-bit, max. resolution 100 ns (TCY)
  - PWM output: PWM resolution is 1- to 10-bit, Max. PWM freq. @: 8-bit resolution = 156 kHz 10-bit resolution = 39 kHz

#### **Peripheral Features (Continued):**

- Master Synchronous Serial Port (MSSP) module, Two modes of operation:
  - 3-wire SPI™ (supports all 4 SPI modes)
  - I2C<sup>™</sup> Master and Slave mode
- Addressable USART module:
  - Supports RS-485 and RS-232
- Parallel Slave Port (PSP) module

#### Analog Features:

- Compatible 10-bit Analog-to-Digital Converter module (A/D) with:
  - Fast sampling rate
  - Conversion available during SLEEP
  - DNL =  $\pm 1$  LSb, INL =  $\pm 1$  LSb
- Programmable Low Voltage Detection (PLVD)
   Supports interrupt on-Low Voltage Detection
- Programmable Brown-out Reset (BOR)


#### **Special Microcontroller Features:**

- 100,000 erase/write cycle Enhanced FLASH
   program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory
- FLASH/Data EEPROM Retention: > 40 years
- Self-reprogrammable under software control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own On-Chip RC Oscillator for reliable operation
- Programmable code protection
- Power saving SLEEP mode
- Selectable oscillator options including:
  - 4X Phase Lock Loop (of primary oscillator)
  - Secondary Oscillator (32 kHz) clock input
- Single supply 5V In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via two pins
- In-Circuit Debug (ICD) via two pins


#### **CMOS Technology:**

- Low power, high speed FLASH/EEPROM technology
- Fully static design
- Wide operating voltage range (2.0V to 5.5V)
- Industrial and Extended temperature ranges

#### **Pin Diagrams**



#### Pin Diagrams (Cont.'d)



#### **Table of Contents**

1.0	Device Overview	7
2.0	Oscillator Configurations	17
3.0	Reset	25
4.0	Memory Organization	35
5.0	FLASH Program Memory	55
6.0	Data EEPROM Memory	65
7.0	8 X 8 Hardware Multiplier	69
8.0	Interrupts	71
9.0	I/O Ports	85
10.0	Timer0 Module	. 101
11.0	Timer1 Module	. 105
12.0	Timer2 Module	. 109
13.0	Timer3 Module	
14.0	Capture/Compare/PWM (CCP) Modules	. 115
15.0	Master Synchronous Serial Port (MSSP) Module	. 123
16.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	. 163
17.0	Compatible 10-bit Analog-to-Digital Converter (A/D) Module	. 179
18.0	Low Voltage Detect	
19.0	Special Features of the CPU	. 193
20.0	Instruction Set Summary	. 209
21.0	Development Support	. 251
22.0	Electrical Characteristics	
23.0	DC and AC Characteristics Graphs and Tables	
	Packaging Information	
Appe	ndix A: Revision History	. 297
	ndix B: Device Differences	
	ndix C: Conversion Considerations	
	ndix D: Migration from Baseline to Enhanced Devices	
	ndix E: Migration from Mid-Range to Enhanced Devices	
	ndix F: Migration from High-End to Enhanced Devices	
	ne Support	
	er Response	
PIC1	3FXX2 Product Identification System	. 313

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

#### 1.0 **DEVICE OVERVIEW**

This document contains device specific information for the following four devices:

- PIC18F242 1.
- 2. PIC18F252
- 3. PIC18F442
- PIC18F452 4.

I/O Ports

Packages

These devices come in 28-pin and 40/44-pin packages. The 28-pin devices do not have a Parallel Slave Port (PSP) implemented and the number of Analog-to-Digital (A/D) converter input channels is reduced to 5. An overview of features is shown in Table 1-1.

#### **TABLE 1-1: DEVICE FEATURES**

**PIC18F242 PIC18F252 PIC18F442** PIC18F452 **Features** Operating Frequency DC - 40 MHz DC - 40 MHz DC - 40 MHz DC - 40 MHz Program Memory (Bytes) 16K 32K 16K 32K Program Memory (Instructions) 8192 16384 8192 16384 Data Memory (Bytes) 768 1536 768 1536 256 256 Data EEPROM Memory (Bytes) 256 256 Interrupt Sources 17 17 18 18 Ports A, B, C Ports A, B, C, D, E Ports A, B, C, D, E Ports A, B, C

Timers	4	4	4	4
Capture/Compare/PWM Modules	2	2	2	2
Serial Communications	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART
Parallel Communications	—	—	PSP	PSP
10-bit Analog-to-Digital Module	5 input channels	5 input channels	8 input channels	8 input channels
RESETS (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST)			
Programmable Low Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions	75 Instructions	75 Instructions	75 Instructions
Packages	28-pin DIP	28-pin DIP	40-pin DIP	40-pin DIP

28-pin SOIC

28-pin SOIC

The following two figures are device block diagrams sorted by pin count: 28-pin for Figure 1-1 and 40/44-pin for Figure 1-2. The 28-pin and 40/44-pin pinouts are listed in Table 1-2 and Table 1-3, respectively.


44-pin PLCC

44-pin TQFP


44-pin PLCC

44-pin TQFP









#### PIC18F2X2 PINOUT I/O DESCRIPTIONS **TABLE 1-2:**

Pin NameDIPSOICTypeTypeDescriptionMCLR/VPP1111STMaster Clear (input) or programming voltage (in Master Clear (Reset) input. This pin is an ac RESET to the device. Programming voltage input.NCTThese pins should be left unconnected.OSC1/CLKI990Oscillator crystal or external clock input.OSC11STOscillator crystal input or external clock sour ST buffer when configured in RC mode, CM OSC1CLKI1CMOSExternal clock source input. Always associal pin function OSC1. (See related OSC1/CLK OSC2/CLKO/RA6OSC2/CLKO/RA61010O-OSC21010O-CLKO-0-Instance pin function OSC1, and denotes the ins cycle rate.RA6IVOTTLRA6-IVOTTLRA0/AN022-RA1/AN133-RA2/AN2/VREF-44-RA3/AN3/VREF+55-RA3/AN3/VREF+55-RA4-IAnalogAN3-IAnalogAA4/TOCKI66-RA4-INRA4-INRA4NRA1N<	
MCLR       I       ST       Master Clear (Reset) input. This pin is an ac RESET to the device.         VPP       P       Programming voltage input.       Programming voltage input.         NC       -       -       -       These pins should be left unconnected.         OSC1/CLKI       9       9       I       ST       Oscillator crystal or external clock input.         OSC1       1       ST       Oscillator crystal or external clock source input. Always associa pin function OSC1. (See related OSC1/CLK OSC2/CLKO/RA6       10       10       CMOS         OSC2       1       10       0       Oscillator crystal or olock output. Oscillator mode.       Oscillator crystal output. Connects to crystal resonator in Crystal oscillator mode.         CLKO       0       -       In RC mode, OSC2 pin outputs CLKOUT with the frequency of OSC1, and denotes the ins crycle rate.       Oscillator crystal output. Connects to crystal resonator in Crystal OSC1/CLK         CLKO       0       -       In RC mode, OSC2 pin outputs CLKOUT with the frequency of OSC1, and denotes the ins crycle rate.         RA6       I/O       TTL       General Purpose I/O pin.         RA1/AN1       3       3       PATL         RA1/AN1       3       3       PATL         RA2/AN2/VREF-       4       I       Analog         RA3/AN3	
VPP     P     RESET to the device. Programming voltage input.       NC     -     -     -     These pins should be left unconnected.       OSC1/CLKI     9     9     Oscillator crystal or external clock input.       OSC1     I     ST     Oscillator crystal input or external clock sour ST buffer when configured in RC mode, CM External clock source input. Always associal pin function OSC1. (See related OSC1/CLK OSC2/CLKO/RA6     10     10       OSC2     1     10     0     -     Oscillator crystal or clock output. OSC2/CLKO/RA6       OSC2     0     0     -     In RC mode, OSC2 pin outputs CLKOUT with resonator in Crystal Oscillator mode.       CLKO     0     0     -     In RC mode, OSC2 pin outputs CLKOUT with the frequency of OSC1, and denotes the ins cycle rate.       RA6     1/O     TTL     Digital I/O.       AN0     1     Analog       RA1/AN1     3     3       RA1/AN1     3     3       RA2     1/O     TTL     Digital I/O.       AN1     1     Analog     Analog input 0.       RA3/N3/VREF+     5     5     RA3       RA3/N3/VREF+     5     5     1       RA3/N3/VREF+     5     5     7       RA4     1     Analog     Analog input 3.       VREF+     1<	input).
VPPPPProgramming voltage input.NCThese pins should be left unconnected.OSC1/CLKI99ISTOSC1IISTOscillator crystal input or external clock sourOSC1IISTOscillator crystal input or external clock sourceCLKIIICMOSExternal clock source input. Always associalDSC2/CLKO/RA61010OOSC2/CLKOO-Oscillator crystal or clock output.OSC2O-Oscillator crystal or clock output.OSC2O-Oscillator crystal or clock output.OSC2OCLKOIO-RA6I/OTTLGeneral Purpose I/O pin.RA0/AN022PORTA is a bi-directional I/O port.RA0/AN01AnalogAnalog input 0.RA1/AN133-RA1/AN133-RA2/AN2/VREF-44RA2I/OTTLDigital I/O.AN1IAnalogAnalog input 1.RA3/N3VREF+55-RA3/N3VREF+55RA4I/OTTLDigital I/O.RA4IAnalogRA4IAnalogRA4IAnalogRA4IAnalogAN3IAnalogAN3IAnalogAN3IAnalog<	active low
NC          These pins should be left unconnected.         OSC1/CLKI       9       9       I       ST       Oscillator crystal or external clock input.         OSC1       I       ST       Oscillator crystal input or external clock sour       ST         CLKI       I       CMOS       External clock source input. Always associat pin function OSC1. (See related OSC1/CLK OSC2/CLKO/RA6       10       10         OSC2       O       O        Oscillator crystal or clock output. Osnects to crystal or crystal output. Connects to crystal or external clock source input. Always associat pin function OSC1. (See related OSC1/CLK OSC2/CLKO/RA6       10       0        Oscillator crystal output. Connects to crystal or external Oscillator mode.         CLKO       O        In RC mode, OSC2 pin outputs CLKOUT with the frequency of OSC1, and denotes the ins crycle rate.         RA6       I/O       TTL       General Purpose I/O pin.         RA0/AN0       2       2       I       Analog input 0.         RA1/AN1       3       3       I       Analog Analog input 0.         RA1/AN1       I       Analog       Analog input 1.       I         RA2/AN2/VREF-       4       I       Analog Analog input 2.       A/D Reference Voltage (Low) input.         RA3/AN3/VREF+	
OSC1/CLKI       9       9       I       ST       Oscillator crystal or external clock input.         OSC1       I       ST       ST       Oscillator crystal input or external clock sour         CLKI       I       CMOS       St buffer when configured in RC mode, CM         OSC2/CLKO/RA6       10       10       O       —         OSC2/CLKO       10       0       —       Oscillator crystal or clock output.         OSC2       10       10       O       —       Oscillator crystal or clock output.         OSC2/CLKO       0       —       Oscillator crystal or clock output.       Concertain the presentor in Crystal oscillator mode.         CLKO       0       —       Oscillator crystal or clock output.       Concertain the presentor in Crystal oscillator mode.         RA6       I/O       TTL       General Purpose I/O pin.       PORTA is a bi-directional I/O port.         RA1/AN1       3       3       I       Analog       Analog input 0.         RA1/AN1       3       3       I/O       TTL       Digital I/O.         RA1/AN1       I       Analog       Analog input 1.       Analog input 2.         RA2/AN2/VREF-       4       4       I/O       TTL       Digital I/O.	
OSC1       I       ST       Oscillator crystal input or external clock sour         CLKI       I       CMOS       External clock source input. Always associat pin function OSC1. (See related OSC1/CLK OSC2/CLKO/T pins.)         OSC2/CLKO       10       0       —       Oscillator crystal or clock output. Oscillator crystal or clock output. Oscillator crystal or clock output. Connects to crystal resonator in Crystal Oscillator mode.         CLKO       O       —       Oscillator crystal or clock output. Oscillator mode.         CLKO       O       —       In RC mode, OSC2 pin outputs CLKOUT wh the frequency of OSC1, and denotes the ins crycle rate.         RA6       I/O       TTL       General Purpose I/O pin.         RA0/AN0       2       2       In Analog         RA1/AN1       3       3       In Analog         RA1/AN1       3       3       In Analog         RA2/AN2/VREF-       4       4       In Analog         RA2/AN2/VREF-       4       4       In Analog         RA3/AN3/VREF+       5       5       In Analog         RA3/AN3/VREF+       5       5       In Analog         RA3/AN3       In Analog       Analog input 3.       A/D Reference Voltage (Low) input.         RA4/IOCKI       6       6       In Analog       A/	
CLKI       I       CMOS       ST buffer when configured in RC mode, CM External clock source input. Always associat pin function OSC1. (See related OSC1/CLK OSC2/CLKOUT pins.)         OSC2/CLKO/RA6       10       10       0       —       Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT with the frequency of OSC1, and denotes the instructure of OSC1, and denotes th	uroo input
CLKIIICMOSExternal clock source input. Always associal pin function OSC1. (See related OSC1/CLK OSC2/CLKO/T pins.)OSC2/CLKO/RA61010O—Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT with the frequency of OSC1, and denotes the ins cycle rate.RA6I/OTTLGeneral Purpose I/O pin.RA6I/OTTLDigital I/O. AnalogRA0IAnalogAnalog input 0.RA1/AN133—RA1I/OTTLDigital I/O. Analog input 0.RA1/AN133—RA2/AN2/VREF-44RA2I/OTTLDigital I/O. Analog input 1.RA3/AN3/VREF+55—RA3IIAnalog Analog input 3.RA3IIAnalog Analog input 3.RA4IIAnalog Analog input 3.	
Markov Structure       Image: Structure <td< td=""><td></td></td<>	
OSC2/CLKO/RA6 OSC21010OSC2/CLKOUT pins.)OSC2/CLKO/RA6 OSC210100—Oscillator crystal or clock output. Coscillator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT with the frequency of OSC1, and denotes the ins cycle rate.CLKOImage: CLKOImage: CLKOUTImage: CLKOUTImage: CLKOUTCLKOImage: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTCLKOImage: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTCLKOImage: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTRA6Image: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTRA0Image: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTRA1Image: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTRA1Image: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTRA1/AN1Image: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTRA2/AN2/VREF-Image: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTRA3/AN3/VREF+Image: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTRA3/AN3/VREF+Image: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTRA4Image: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTRA4Image: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUTRA4Image: CLKOUTImage: CLKOUTImage: CLKOUTImage: CLKOUT	
OSC2/CLKO/RA6       10       10       0        Oscillator crystal or clock output.         OSC2       0        Oscillator crystal or clock output.       Connects to crystal resonator in Crystal Oscillator mode.         CLKO       0        In RC mode, OSC2 pin outputs CLKOUT what the frequency of OSC1, and denotes the instruction of the frequency of OSC1, and denotes the instructing the frequency of OSC1, and denotes the ins	ixiiv,
OSC2 CLKOImage: Clicko of the systemO Clicko of the systemImage: Clicko of the systemRA6I/OTTLIn RC mode, OSC2 pin outputs CLKOUT whe the frequency of OSC1, and denotes the insi- cycle rate.RA6I/OTTLGeneral Purpose I/O pin.RA0 AN0IAnalogAnalog input 0.RA1/AN133IRA1 AN1IIAnalogRA2 AN2 VREF-IIAN2 VREF-IIAN3 VREF+IIAN3 VREF+IIAN3 VREF+IAnalogRA4/TOCKI66RA4I/OST/ODDigital I/O.AnalogAA4I/OIAnalogAA4I/OIAnalogAA4I/OIAnalogAA4I/OIAnalogAA4I/OIAnalogAA4I/OIAnalogAA4I/OIAnalogAA4I/OIAnalogAA4I/OIAnalogAA4I/OIAnalogAA4I/OIAnalogAA4I/OIAnalogIAnalogI <td></td>	
CLKOO—resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT wh the frequency of OSC1, and denotes the ins cycle rate.RA6I/OTTLGeneral Purpose I/O pin.RA0/AN022I/ORA0IIAnalogAN0IIAnalogRA1/AN133IRA1II/OTTLDigital I/O.Analog input 0.RA1/AN1IIAN1IAnalogRA2/AN2/VREF-44RA2II/OAN2IAnalogVREF-IAnalogRA3I/OTTLRA3IVREF+IAnalogRA3 <tdi< td="">IAN3IVREF+IRA4IA44IRA4I/ORA4I/ORA4I/O</tdi<>	al or
CLKOIn RC mode, OSC2 pin outputs CLKOUT where the frequency of OSC1, and denotes the instruction cycle rate.RA6I/OTTLGeneral Purpose I/O pin.RA0/AN022PORTA is a bi-directional I/O port.RA0/AN01I/OTTLDigital I/O.AN01AnalogAnalog input 0.RA1/AN133Image: Construction of the provided in the pro	
RA6I/OTTLthe frequency of OSC1, and denotes the inscription of OSC1, and denote	which has 1/4
RA6I/OTTLGeneral Purpose I/O pin.RA0/AN022PORTA is a bi-directional I/O port.RA01I/OTTLDigital I/O.AN01AnalogAnalog input 0.RA1/AN133IRA11I/OTTLAN11I/ORA21I/OAN11I/ORA21I/ORA21I/ORA21I/ORA21I/ORA21I/ORA31I/ORA31I/ORA31I/ORA31I/ORA41AnalogRA41RA41RA41RA41IAnalogI </td <td></td>	
RA0/AN0221/OTTLDigital I/O.RA0II/OTTLDigital I/O.AN0IAnalogAnalog input 0.RA1/AN133I/ORA1I/OTTLDigital I/O.AN1IIAN2I/OTTLVREF-IAnalogRA3/AN3/VREF+55RA3I/OTTLDigital I/O.RA3/AN3/VREF+55RA3IIAN3IIAN3IIAA4IAnalogAN3IIAA4IAA4IAA4IAA4IAA4IAA4I/OAA4I/OAA4I/OAA4I/OAA4I/OAA4I/OAA4I/OAA4I/OAA4I/OAA4I/OAA4I/OAA4I/OAA4I/OAA4I/OAA4I/OAA4I/OAA4I/O<	
RA0/ANO221/OTTLDigital I/O.ANOIIAnalogAnalog input 0.RA1/AN133I/OTTLDigital I/O.AN1II/OTTLDigital I/O.AN1IIAnalogAnalog input 1.RA2/AN2/VREF-44IRA2II/OTTLDigital I/O.AN2IAnalogAnalog input 2.VREF-IAnalogA/D Reference Voltage (Low) input.RA3/AN3/VREF+55IRA3IIAnalogVREF+IAnalogRA3IIAN3IIVREF+IAnalogRA4I/OTTLDigital I/O.AN3IIAN3IVREF+IAN3IVREF+IIAnalogAN3IVREF+IIAnalogAA1IIAnalogAA2IIAnalogAN3IIAnalogAA1IIAnalogAA1IIAnalogIAnalogIAnalogAA1IIAnalogIAnalogIAnalogIAnalogIAnalogIAnalogIAnalog<	
RA0 AN0II/OTTLDigital I/O. Analog input 0.RA1/AN133IRA1 AN1II/OTTLDigital I/O. Analog input 1.RA2/AN2/VREF-44IRA2 AN2 VREF-IAnalogAnalog input 1.RA3/AN3/VREF+55IRA3 AN3 VREF+IAnalogAnalog input 2. Analog input 2.RA3 AN3 VREF+IAnalogAN3 VREF+IAnalogAnalog input 3. Analog input 3.RA4IIAnalogA44IIDigital I/O.IAnalogAN3 VREF+IAnalogAN3 VREF+IAnalogAN3 VREF+IAnalogAA4I/OST/ODDigital I/O. Open drain when configured as compared as compared by the state of th	
RA0 AN0II/OTTLDigital I/O. Analog input 0.RA1/AN133IRA1 AN1II/OTTLDigital I/O. Analog input 1.RA2/AN2/VREF-44IRA2 AN2 VREF-II/OTTLDigital I/O. Analog input 1.RA3/AN3/VREF+55IRA3 AN3 VREF+IAnalogAnalog input 2. Analog Analog input 2. Analog input 2.RA3/AN3/VREF+55IRA3 AN3 VREF+IAnalogAnalog input 3. Analog Analog input 3.RA4I/OTTLDigital I/O. Analog	
RA1/AN1       3       3       I/O       TTL       Digital I/O.         AN1       I       Analog       Analog input 1.         RA2/AN2/VREF-       4       4       I         RA2       I       I/O       TTL       Digital I/O.         AN2       I       I/O       TTL       Digital I/O.         AN2       I       I/O       TTL       Digital I/O.         VREF-       I       Analog       Analog input 2.         VREF-       I       Analog       A/D Reference Voltage (Low) input.         RA3/AN3/VREF+       5       5       I         RA3       I       I       Analog       Analog input 3.         VREF+       I       Analog       A/D Reference Voltage (High) input.         RA3/AN3/VREF+       I       Analog       A/D Reference Voltage (High) input.         RA4       I       I/O       TTL       Digital I/O.	
RA1 AN1II/OTTLDigital I/O. Analog input 1.RA2/AN2/VREF- RA2 AN2 VREF-44-RA2 AN2 VREF-1AnalogAnalog input 1.RA3/AN3/VREF+ RA3 AN3 VREF+55-RA3 AN3 VREF+1AnalogA/D Reference Voltage (Low) input.RA3/AN3/VREF+ RA3 AN3 VREF+55-RA3 AN3 VREF+1AnalogAnalog input 3.VREF+ RA4-1AnalogRA4/T0CKI RA466-	
RA1 AN1II/OTTLDigital I/O. Analog input 1.RA2/AN2/VREF- RA2 AN2 VREF-44-RA2 AN2 VREF-1AnalogAnalog input 1.RA3/AN3/VREF+ RA3 AN3 VREF+55-RA3 AN3 VREF+1AnalogA/D Reference Voltage (Low) input.RA3/AN3/VREF+ RA3 AN3 VREF+55-RA3 AN3 VREF+1AnalogAnalog input 3.VREF+ RA4-1AnalogRA4/T0CKI RA466-	
AN1IAnalogAnalog input 1.RA2/AN2/VREF-44IRA2II/OTTLDigital I/O.AN2IAnalogAnalog input 2.VREF-IAnalogA/D Reference Voltage (Low) input.RA3/AN3/VREF+55IRA3IIAnalogAN3IIAnalogVREF+IAnalogRA4/T0CKI66IRA4I/OST/ODDigital I/O. Open drain when configured as of	
RA2 AN2 VREF-II/OTTLDigital I/O. Analog input 2. A/D Reference Voltage (Low) input.RA3/AN3/VREF+ RA3 AN3 VREF+55-RA3 AN3 VREF+1Analog Analog Analog IA/D Reference Voltage (Low) input.RA4/T0CKI RA466-RA4I/OST/ODDigital I/O. Open drain when configured as of	
AN2 VREF-IAnalogAnalog input 2. A/D Reference Voltage (Low) input.RA3/AN3/VREF+55IRA3 AN3 VREF+IIAnalogA/D Reference Voltage (Low) input.I/OTTLDigital I/O. Analog input 3. VREF+IAnalogAnalog input 3. A/D Reference Voltage (High) input.RA4/T0CKI66IIRA4I/OST/ODDigital I/O. Open drain when configured as one of the second s	
AN2 VREF-IAnalogAnalog input 2. A/D Reference Voltage (Low) input.RA3/AN3/VREF+55IRA3 AN3 VREF+1AnalogAnalog input 3. Analog input 3.VREF+IAnalogA/D Reference Voltage (High) input.RA4/T0CKI66IRA4I/OST/ODDigital I/O. Open drain when configured as of	
VREF-       I       Analog       A/D Reference Voltage (Low) input.         RA3/AN3/VREF+       5       5       -         RA3       -       1/O       TTL       Digital I/O.         AN3       -       I       Analog       Analog input 3.         VREF+       -       I       Analog       A/D Reference Voltage (High) input.         RA4/T0CKI       6       6       -       -         RA4       I/O       ST/OD       Digital I/O. Open drain when configured as compared as compared by the set of t	
RA3 AN3 VREF+I/OTTLDigital I/O.AN3 VREF+IAnalogAnalog input 3.RA4/T0CKI66AnalogRA4I/OST/ODDigital I/O. Open drain when configured as c	
RA3 AN3 VREF+I/OTTLDigital I/O.AN3 VREF+IAnalogAnalog input 3.RA4/T0CKI66AnalogRA4I/OST/ODDigital I/O. Open drain when configured as c	
AN3 VREF+     I     Analog     Analog input 3.       RA4/T0CKI     6     6     Analog     A/D Reference Voltage (High) input.       RA4     I/O     ST/OD     Digital I/O. Open drain when configured as of the state of t	
VREF+     I     Analog     A/D Reference Voltage (High) input.       RA4/T0CKI     6     6     6       RA4     I/O     ST/OD     Digital I/O. Open drain when configured as of the second sec	
RA4 I/O ST/OD Digital I/O. Open drain when configured as o	
RA4 I/O ST/OD Digital I/O. Open drain when configured as o	
	s output.
	1
RA5/AN4/SS/LVDIN 7 7	
RA5 I/O TTL Digital I/O.	
AN4 I Analog Analog input 4.	
SS I ST SPI Slave Select input.	
LVDIN I Analog Low Voltage Detect Input.	
RA6 See the OSC2/CLKO/RA6 pin.	
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or c	r output
ST = Schmitt Trigger input with CMOS levels I = Input	•

O = Output

OD = Open Drain (no P diode to VDD)

Pin Name	Pin Number		Pin	Buffer	Description				
	DIP	SOIC	Туре	Туре	Description				
					PORTB is a bi-directional I/O port. PORTB can be software				
					programmed for internal weak pull-ups on all inputs.				
RB0/INT0	21	21							
RB0			I/O	TTL	Digital I/O.				
INT0			I	ST	External Interrupt 0.				
RB1/INT1	22	22							
RB1			I/O	TTL					
INT1			Ι	ST	External Interrupt 1.				
RB2/INT2	23	23							
RB2			I/O	TTL	Digital I/O.				
INT2			I	ST	External Interrupt 2.				
RB3/CCP2	24	24							
RB3			I/O	TTL	Digital I/O.				
CCP2			I/O	ST	Capture2 input, Compare2 output, PWM2 output.				
RB4	25	25	I/O	TTL	Digital I/O.				
					Interrupt-on-change pin.				
RB5/PGM	26	26							
RB5			I/O	TTL	Digital I/O. Interrupt-on-change pin.				
PGM			I/O	ST	Low Voltage ICSP programming enable pin.				
RB6/PGC	27	27							
RB6			I/O	TTL	Digital I/O. Interrupt-on-change pin.				
PGC			I/O	ST	In-Circuit Debugger and ICSP programming clock pin.				
RB7/PGD	28	28							
RB7			I/O	TTL	Digital I/O. Interrupt-on-change pin.				
PGD			I/O	ST	In-Circuit Debugger and ICSP programming data pin.				
Legend: TTL = TTL	compati	ble inpu	t		CMOS = CMOS compatible input or output				
Compatible input of output									

<b>TABLE 1-2:</b>	PIC18F2X2 PINOUT I/O DESCRIPTIONS	(CONTINUED)
-------------------	-----------------------------------	-------------

ST = Schmitt Trigger input with CMOS levels O = Output CMOS = CMOS compatible input or or I = Input P = Power

OD = Open Drain (no P diode to VDD)

#### TABLE 1-2: PIC18F2X2 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		Pin Buffer		Description	
Pin Name	DIP	SOIC	Туре	Туре	Description	
					PORTC is a bi-directional I/O port.	
RC0/T1OSO/T1CKI	11	11				
RC0			I/O	ST	Digital I/O.	
T1OSO			0	—	Timer1 oscillator output.	
T1CKI			1	ST	Timer1/Timer3 external clock input.	
RC1/T1OSI/CCP2	12	12				
RC1			I/O	ST	Digital I/O.	
T1OSI			1	CMOS	Timer1 oscillator input.	
CCP2			I/O	ST	Capture2 input, Compare2 output, PWM2 output.	
RC2/CCP1	13	13				
RC2			I/O	ST	Digital I/O.	
CCP1			I/O	ST	Capture1 input/Compare1 output/PWM1 output.	
RC3/SCK/SCL	14	14				
RC3			I/O	ST	Digital I/O.	
SCK			I/O	ST	Synchronous serial clock input/output for SPI mode.	
SCL			I/O	ST	Synchronous serial clock input/output for I <sup>2</sup> C mode	
RC4/SDI/SDA	15	15				
RC4			I/O	ST	Digital I/O.	
SDI			I.	ST	SPI Data In.	
SDA			I/O	ST	I <sup>2</sup> C Data I/O.	
RC5/SDO	16	16				
RC5			I/O	ST	Digital I/O.	
SDO			0	—	SPI Data Out.	
RC6/TX/CK	17	17				
RC6			I/O	ST	Digital I/O.	
ТХ			0	—	USART Asynchronous Transmit.	
СК			I/O	ST	USART Synchronous Clock (see related RX/DT).	
RC7/RX/DT	18	18				
RC7			I/O	ST	Digital I/O.	
RX			Ι	ST	USART Asynchronous Receive.	
DT			I/O	ST	USART Synchronous Data (see related TX/CK).	
Vss	8, 19	8, 19	Р		Ground reference for logic and I/O pins.	
Vdd	20	20	Р	—	Positive supply for logic and I/O pins.	
Legend: TTL = TTL o					CMOS = CMOS compatible input or output	

ST = Schmitt Trigger input with CMOS levels O = Output

I = Input P = Power

OD = Open Drain (no P diode to VDD)

TABLE 1-3:	PIC18F4X2 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number		Pin Buffer	Description		
Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description
MCLR/VPP MCLR VPP	1	2	18	I P	ST	Master Clear (Reset) input. This pin is an active low RESET to the device. Programming voltage input.
NC				Г		
OSC1/CLKI	13	14	30	_		These pins should be left unconnected.
OSC1	13	14	30	Ι	ST	Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise.
CLKI				Ι	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKIN, OSC2/CLKOUT pins.)
OSC2/CLKO/RA6 OSC2	14	15	31	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	_	In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6				I/O	TTL	General Purpose I/O pin.
						PORTA is a bi-directional I/O port.
RA0/AN0 RA0 AN0	2	3	19	I/O I	TTL Analog	Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	4	20	I/O I	TTL Analog	Digital I/O. Analog input 1.
RA2/AN2/VREF- RA2 AN2 VREF-	4	5	21	I/O I	TTL Analog Analog	Digital I/O. Analog input 2. A/D Reference Voltage (Low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	6	22	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D Reference Voltage (High) input.
RA4/T0CKI RA4 T0CKI	6	7	23	I/O I	ST/OD ST	Digital I/O. Open drain when configured as output. Timer0 external clock input.
RA5/AN4/SS/LVDIN RA5 AN4 SS LVDIN	7	8	24	I/O   	TTL Analog ST Analog	Digital I/O. Analog input 4. SPI Slave Select input. Low Voltage Detect Input.
RA6				'	7 11 10 9	(See the OSC2/CLKO/RA6 pin.)
Legend: TTL = TTL c	compati	ble inpu	t			CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels O = Output

OD = Open Drain (no P diode to VDD)

I = Input

Pin Name			in Number		Buffer	Description
	DIP	PLCC	TQFP	Туре	Туре	Description
						PORTB is a bi-directional I/O port. PORTB can be
						software programmed for internal weak pull-ups on all
						inputs.
RB0/INT0	33	36	8			
RB0				I/O	TTL	Digital I/O.
INT0				I	ST	External Interrupt 0.
RB1/INT1	34	37	9			
RB1				I/O	TTL	
INT1				I	ST	External Interrupt 1.
RB2/INT2	35	38	10			
RB2				I/O	TTL	Digital I/O.
INT2				I	ST	External Interrupt 2.
RB3/CCP2	36	39	11			
RB3				I/O	TTL	Digital I/O.
CCP2				I/O	ST	Capture2 input, Compare2 output, PWM2 output.
RB4	37	41	14	I/O	TTL	Digital I/O. Interrupt-on-change pin.
RB5/PGM	38	42	15			
RB5				I/O	TTL	Digital I/O. Interrupt-on-change pin.
PGM				I/O	ST	Low Voltage ICSP programming enable pin.
RB6/PGC	39	43	16			
RB6				I/O	TTL	Digital I/O. Interrupt-on-change pin.
PGC				I/O	ST	In-Circuit Debugger and ICSP programming clock
						pin.
RB7/PGD	40	44	17			
RB7				I/O	TTL	Digital I/O. Interrupt-on-change pin.
PGD				I/O	ST	In-Circuit Debugger and ICSP programming data
						pin.
Legend: TTL = TTL	compati	ble inpu	t			CMOS = CMOS compatible input or output
ST = Schmi				OS lev	els	I = Input
O = Output	00			P = Power		

#### PIC18F4X2 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-3:**

O = Output

OD = Open Drain (no P diode to VDD)

TABLE 1-3:	PIC18F4X2 PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	---

Pin Name         DIP         PLCC         Tope         Type         Description           RC0/T10S0/T1CKI         15         16         32         //0         ST         Digital I/O.           RC0         1         5         16         32         //0         ST         Digital I/O.           T10S0         1         1         ST         Timer1 oscillator output.         Timer1 / Solilator output.           RC1         1         ST         Timer1 oscillator input.         Cock input.           RC2/CP2         16         18         35         //O         ST           RC2/CCP1         17         19         36         //O         ST         Digital I/O.           RC2/CCP1         17         19         36         //O         ST         Capture2 input, Compare2 output, PWM2 output.           RC3/SCK/SCL         18         20         37         //O         ST         Digital I/O.           SCK         18         20         37         //O         ST         Synchronous serial clock input/output for SPI mode.           SCL         1         1         ST         Synchronous serial clock input/output for I <sup>2</sup> C mode.           SCL         1         1         ST <th>Din Nome</th> <th colspan="3">Pin Number</th> <th>Pin Buffer</th> <th>Description</th>	Din Nome	Pin Number			Pin Buffer	Description	
RC0/T1OSO/T1CKI         15         16         32         //O         ST         Digital I/O.           RC0          Timer1 oscillator output.         Timer1/Timer3 external clock input.           RC1/T1OSI/CCP2         16         18         35            RC1         1         ST         Digital I/O.         Timer1 oscillator output.           T1OSI         1         CMOS         Timer1 oscillator input.         Capture2 input. Compare2 output, PWM2 output.           RC2/CCP1         17         19         36          Capture1 input/Compare1 output/PWM1 output.           RC3/SCK/SCL         18         20         37          Capture1 input/Compare1 output/PWM1 output.           RC3/SCK/SCL         18         20         37          Synchronous serial clock input/output for           SCK           I/O         ST         Synchronous serial clock input/output for           SCL           I/O         ST         Digital I/O.           SDI           I/O         ST         Digital I/O.           SDA           I/O         ST         Digital I/O.           SDO </th <th>Pin Name</th> <th>DIP</th> <th>PLCC</th> <th>TQFP</th> <th>Туре</th> <th>Туре</th> <th>Description</th>	Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description
RC0         RC1         I/O         ST         Digital I/O.           T1OS0         -         1         ST         Timer1 oscillator output.           RC1/T1OSI/CCP2         16         18         35         -         Timer1 /Sillator output.           RC1/T1OSI/CCP2         16         18         35         -         Digital I/O.           T1OSI         -         1         CMOS         Timer1 oscillator input.           CCP2         -         1/O         ST         Digital I/O.           RC2         -         1/O         ST         Digital I/O.           CCP2         -         1/O         ST         Digital I/O.           RC3/SCK/SCL         18         20         37         I/O         ST         Digital I/O.           RC3         -         -         1/O         ST         Digital I/O.         Synchronous serial clock input/output for SPI mode.           SCL         -         -         1/O         ST         Synchronous serial clock input/output for I <sup>2</sup> C mode.           SDA         -         -         1/O         ST         Spital I/O.           SDA         -         -         1/O         ST         Digital I/O.							PORTC is a bi-directional I/O port.
T10S0 T1CKIIO STTimer1 oscillator output. Timer1 oscillator output.RC1/T10SI/CCP2161835 STDigital I/O. Timer1 oscillator input. CAPURC1 T10SI CCP2171936 STDigital I/O. Capture2 input, Compare2 output, PWM2 output.RC2/CCP1 CCP1171936 STDigital I/O. Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL SCK182037 STDigital I/O. Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL SCK182037 STSynchronous serial clock input/output for SPI mode.SCL11STSynchronous serial clock input/output for SPI mode.SPI mode.SDI SDA232542RC5/SDO242643RC6/TX/CK SDO252744RC6/TX/CK RC6252744RC7/RX/DT RC7/RX/DT26291RC7/RX/DT RC7/RX/DT26291RC7/RX/DT26291RC7/RX/DT26291RC7/RX/DT26291RC7/RX/DT26291RC7/RX/DT26291RC7/RX/DT26291RC7/RX/DT26291RC7/RX/DT2629 <td>RC0/T1OSO/T1CKI</td> <td>15</td> <td>16</td> <td>32</td> <td></td> <td></td> <td></td>	RC0/T1OSO/T1CKI	15	16	32			
T1CKI       I       ST       Timer1/Timer3 external clock input.         RC1/T1OSI/CCP2       16       18       35       I       I         RC1       I       I       ST       Digital I/O.         T1OSI       I       CMOS       Timer1 oscillator input.         CCP2       I/O       ST       Capture2 input, Compare2 output, PWM2 output.         RC2/CCP1       17       19       36       I/O       ST         RC2/CCP1       17       19       36       I/O       ST       Digital I/O.         RC2/CCP1       17       19       36       I/O       ST       Digital I/O.         RC3/SCK/SCL       18       20       37       I/O       ST       Synchronous serial clock input/Output/PWM1 output.         RC3/SCK/SCL       18       20       37       I/O       ST       Synchronous serial clock input/output for SPI mode.         SCL       I/O       ST       Synchronous serial clock input/output for I <sup>2</sup> C mode.       I/O       ST         SDA       I       ST       SPI bata In.       SPI bata In.       I/O         SDA       I       I       ST       Digital I/O.       ST       SPI bata Out.         RC5       I/						ST	
RC1/T1OSI/CCP2         16         18         35         I/O         ST         Digital I/O.           RC1         1         I         I         CMOS         Timer1 oscillator input.         Capture2 input, Compare2 output, PWM2 output.           RC2/CCP1         17         19         36         I/O         ST         Digital I/O.           RC2/CCP1         17         19         36         I/O         ST         Digital I/O.           RC3/SCK/SCL         18         20         37         I/O         ST         Digital I/O.           RC3/SCK/SCL         18         20         37         I/O         ST         Digital I/O.           RC3/SCK/SCL         18         20         37         I/O         ST         Digital I/O.           SCK         I         I/O         ST         Digital I/O.         Synchronous serial clock input/output for SPI mode.           SCL         I         I/O         ST         Synchronous serial clock input/output for I <sup>2</sup> C mode.           RC4/SDI/SDA         23         25         42         I/O         ST         Digital I/O.           SDA         I         ST         SPI Data In.         SD         I/O         ST         Digital I/O.							•
RC1 T1OSI CCP2III/OST CMOSDigital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.RC2/CCP1171936IIRC2 CCP1171936IDigital I/O. Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL SCK182037IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	-				I	SI	Timer1/Timer3 external clock input.
T1OSI CCP2IIICMOS I/OTimer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.RC2/CCP1171936ICapture2 input, Compare2 output, PWM2 output.RC2 CCP1171936ICapture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL SCK182037IRC3 SCK182037IRC3/SCK/SCL SCL182037IRC4 SDI SDA232542IRC4/SDI/SDA SDI SDA232542IRC5 SDO242643IRC5/SDO SDO242643IRC6/TX/CK TX252744IRC6/TX/CK RC7 RC726291IRC7 RC7 RT26291IRC7 RC7 RC7IISTDigital I/O. STRC7 RC7 RC7IIIRC7 RC7 RC7IIIRC7 RC7 RC7IIIRC7 RC7 RC7IIIRC7 RC7 RC7IIIRC7 RC7 RC7IIIRC7 RC7 RC7IIIRC7 RC7 RC7IIIRC7 RC7 RC7IIIRC7 RC7 RC7IIIRC7 RC7 RC7III <tr< td=""><td></td><td>16</td><td>18</td><td>35</td><td></td><td></td><td></td></tr<>		16	18	35			
CCP2Image: CCP2Image: CCP2Image: CCP1Image: CCP1<							
RC2/CCP1 RC2 CCP117193610STDigital I/O. Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL RC3 SCK18203710STDigital I/O. Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL SCK18203710STDigital I/O. STSynchronous serial clock input/output for SPI mode.SCL1010STSynchronous serial clock input/output for I²C mode.SYnchronous serial clock input/output for I²C mode.RC4/SDI/SDA SDI23254210STRC4 SDA11STSPI Data In. I?OSTRC5/SDO SDO24264310RC6/TX/CK CK25274410RC6/TX/CK RC7 RX DT2629111RC7 RX DT2629110RC7 RX DT1100STDigital I/O. Digital I/O.RC7 RX DT11STDigital I/O. STRC7 RX DT11STDigital I/O. STRC7 RX DT2629110RC7 RX DT1100STDigital I/O. USART Asynchronous Receive. USART Asynchronous Data (see related TX/CK).					-		
RC2 CCP1 CCP1III/OSTDigital I/O. Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL RC3 SCK182037IIIIRC3 SCK182037IIIDigital I/O. STDigital I/O. Synchronous serial clock input/output for SPI mode.SCLIIIIIISTSynchronous serial clock input/output for IIIRC4/SDI/SDA232542IIIRC4 SDIISTDigital I/O. STSDAISTSPI Data In. IIISDAIIISTSPI Data In. IIIRC5/SDO242643IIIIRC6/TX/CK252744IIIIRC6/TX/CK252744IIIIRC6/TX/CK252744IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII					I/O	ST	Capture2 input, Compare2 output, PWM2 output.
CCP1I/OSTCapture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL182037IRC3II/OSTDigital I/O.SCKII/OSTSynchronous serial clock input/output for SPI mode.SCLII/OSTSynchronous serial clock input/output for I/ORC4/SDI/SDA232542I/ORC4II/OSTDigital I/O.SDIIISTSPI Data In.SDAII/OSTIgital I/O.RC5/SDO242643IRC6/TX/CK252744IRC6/TX/CK252744IRC6/TX/CK252744IRC7II/OSTDigital I/O.RC7/RX/DT26291IRC7II/OSTDigital I/O.RC7 <tdi< td="">I/OSTUSART Asynchronous Clock (see related RX/DT).RC7<tdi< td="">I/OSTUSART Asynchronous Receive.DTIISTUSART Asynchronous Data (see related TX/CK).</tdi<></tdi<>		17	19	36			
RC3/SCK/SCL RC3 SCK182037IIDigital I/O. STRC3 SCKIII/OSTDigital I/O. STSCLIII/OSTSynchronous serial clock input/output for I²C mode.RC4/SDI/SDA RC4232542IIRC4/SDIISTSynchronous serial clock input/output for I²C mode.RC4/SDI232542IIRC4 SDI SDAISTSPI Data In. I/OSDAIISTSPI Data In. I/ORC5/SDO242643IIRC5 SDOII/OSTDigital I/O. STRC6/TX/CK CK252744IIIRC6/TX/CK CK252744IIIRC7/RX/DT RX DT26291IIIRC7/RX/DT RX DT26291IIIRC7 RX DTIIIISTDigital I/O. USART Asynchronous Clock (see related RX/DT).RC7/RX/DT26291IIIRC7 RX DTIIIISTUSART Asynchronous Receive. USART Synchronous Data (see related TX/CK).							
RC3 SCKIII/OSTDigital I/O.SCLII/OSTSynchronous serial clock input/output for SPI mode.SCLI/OSTSynchronous serial clock input/output for I²C mode.RC4/SDI/SDA232542RC4IISTSDIISTSDAISTRC5/SDO2426RC5/SDO2426RC6/TX/CK2527RC6/TX/CK2527RC6II/OTXICKISTRC7/RX/DT2629DTISTDigital I/O.STI/OSTSTDTISTSTDTISTSTSTSTSTSTSTSTSDOISDOISDOISDOISTI/OSTI/					I/O	ST	Capture1 input/Compare1 output/PWM1 output.
SCKImage: SCKImage: SCKImage: SCLImage: SCLImag		18	20	37			
SCLImage: SCLImage: SCLSPI mode.RC4/SDI/SDA232542Image: SCLSynchronous serial clock input/output for I²C mode.RC4232542Image: SCLImage: SCLImage: SCLRC41STSTDigital I/O.SDI1STSPI Data In. I/OSTI²C Data I/O.SDA1STI²C Data I/O.RC5/SDO242643Image: SCLRC5110STDigital I/O.SDO00-SPI Data Out.RC6/TX/CK252744Image: SCLRC6110STDigital I/O.TX10-USART Asynchronous Transmit.CK110STUSART Synchronous Clock (see related RX/DT).RC7/RX/DT26291Image: SCLRC7110STUSART Asynchronous Receive.DT1STUSART Synchronous Data (see related TX/CK).							5
SCLI/OSTSynchronous serial clock input/output for I²C mode.RC4/SDI/SDA232542I/ORC4II/OSTDigital I/O.SDIISTSPI Data In.SDAI/OSTI²C Data I/O.RC5/SDO242643IRC5II/OSTDigital I/O.SDO0-SPI Data Out.RC6/TX/CK252744IRC6II/OSTDigital I/O.TXIO-USART Asynchronous Transmit.CKI/OSTUSART Synchronous Clock (see related RX/DT).RC7/RX/DT26291IRC7 <tdi< td="">I/OSTDigital I/O.RX<tdi< td="">ISTUSART Asynchronous Receive.DTIISTUSART Synchronous Data (see related TX/CK).</tdi<></tdi<>	SCK				I/O	ST	
RC4/SDI/SDA232542I/OSTDigital I/O.RC4IISTSPI Data In.SDIIISTSPI Data In.SDAIISTI/C Data I/O.RC5/SDO242643I/ORC5II/OSTDigital I/O.SDOOOSTDigital I/O.RC6/TX/CK252744I/ORC6II/OSTDigital I/O.TXIOI/OCKII/OSTRC7/RX/DT26291RC7 <tdi< td="">I/OSTDigital I/O.RX<tdi< td="">ISTDigital I/O.DTIISTUSART Asynchronous Transmit.USART Asynchronous Clock (see related RX/DT).ISTUSART Asynchronous Data (see related TX/CK).I</tdi<></tdi<>	0.01					<b>•T</b>	
RC4/SDI/SDA RC4 SDI SDA232542//OSTDigital I/O. STRC4 SDI SDAIISTSPI Data In. I²C Data I/O.RC5/SDO242643IRC5 SDOIISTDigital I/O. STRC6/TX/CK252744IRC6 TX CKII/OSTDigital I/O. STRC6 CKIII/ORC7 RX DTIISTDTIISTDigital I/O. STRC7 RX DTIISTDigital I/O. STRC7 RX DTIISTDigital I/O. STRC7 RX DTIISTDigital I/O. STIISTISART Asynchronous Clock (see related RX/DT).ISTISART Asynchronous Receive. USART Asynchronous Receive. USART Synchronous Data (see related TX/CK).	SCL				1/0	SI	
RC4 SDI SDAIII/OST IDigital I/O. STDigital I/O. SPI Data In. I/ORC5/SDO RC5/SDO242643I/ORC5 SDO242643I/ORC5 SDO24252744RC6 TX CK252744I/ORC6/TX/CK RC6 TX CK252744RC6 TX CK26291I/ORC7/RX/DT RC7 DT26291I/ORC7 RX DTII/OSTDigital I/O. USART Asynchronous Clock (see related RX/DT).RC7 RX DTII/OSTDigital I/O. USART Asynchronous Receive. I/OISTUSART Asynchronous Receive. I/OISTDTIISTUSART Synchronous Data (see related TX/CK).							I-C mode.
SDI SDAIISTSPI Data In. I/ORC5/SDO242643I/ORC5 SDO242643I/ORC5 SDO252744Digital I/O. STRC6/TX/CK252744I/ORC6 TX CK252744I/ORC6 TX CK26291I/ORC7/RX/DT26291I/ORC7 RX DTII/OSTDigital I/O. USART Asynchronous Clock (see related RX/DT).RC7 RX DTII/OSTDigital I/O. USART Asynchronous Receive. I/OISTUSART Asynchronous Receive. I/OISTDTIISTUSART Synchronous Data (see related TX/CK).		23	25	42		от	
SDA RC5/SDO242643I/OSTI²C Data I/O.RC5 SDO242643I/OSTDigital I/O.RC5 SDO24252744I/OSTRC6/TX/CK RC6 TX CK252744I/OSTRC6 TX CK26291I/OSTRC7/RX/DT RX DT26291I/OSTRC7 RX DTII/OSTDigital I/O. STI/ORC7 RX DTII/OSTDigital I/O. STI/ORC7 RX DTII/OSTDigital I/O. STI/ORC7 RX DTII/OSTDigital I/O. STI/ORC7 RX DTII/OSTDigital I/O. STI/ORC7 RX DTII/OSTDigital I/O. USART Asynchronous Receive. I/OI/OISTUSART Synchronous Data (see related TX/CK).	-						
RC5/SDO RC5 SDO242643I/O IST ODigital I/O. SPI Data Out.RC6/TX/CK RC6 TX CK252744					-		
RC5 SDOII/OSTDigital I/O. SPI Data Out.RC6/TX/CK252744I/OSTDigital I/O. SPI Data Out.RC6 TX CK252744I/OSTDigital I/O. USART Asynchronous Transmit. USART Synchronous Clock (see related RX/DT).RC7/RX/DT26291I/OSTDigital I/O. USART Synchronous Clock (see related RX/DT).RC7 RX DTII/OSTDigital I/O. USART Asynchronous Receive. USART Asynchronous Data (see related TX/CK).		~ (		10	1/0	51	I-C Data I/O.
SDOOSPI Data Out.RC6/TX/CK252744-RC6I/OSTDigital I/O.TXOUSART Asynchronous Transmit.CKI/OSTUSART Synchronous Clock (see related RX/DT).RC7/RX/DT26291RC7I/OSTDigital I/O.RXII/OSTDTISTUSART Asynchronous Receive.		24	26	43		от	
RC6/TX/CK RC6 TX CK252744I/OSTDigital I/O.TX CKIO— I/OUSART Asynchronous Transmit. USART Synchronous Clock (see related RX/DT).RC7/RX/DT RC7 RX DT26291II/OSTDigital I/O. STDigital I/O. USART Synchronous Clock (see related RX/DT).						SI	
RC6 TX CKI/OSTDigital I/O.RC7 RX DT26291IUSART Asynchronous Transmit. USART Synchronous Clock (see related RX/DT).RC7 RX DT26291III/OSTDigital I/O. USART Synchronous Clock (see related RX/DT).					0	_	SPI Data Out.
TX CKO I/O— USART Asynchronous Transmit. USART Synchronous Clock (see related RX/DT).RC7/RX/DT RC7 RX DT26291II/OSTDigital I/O. ISTDigital I/O. USART Asynchronous Receive.I/OSTUSART Asynchronous Clock (see related RX/DT).RC7 RX DTISTDigital I/O. USART Asynchronous Receive.		25	27	44		от	
CKI/OSTUSART Synchronous Clock (see related RX/DT).RC7/RX/DT26291IIRC7I/OSTDigital I/O.RXII/OSTUSART Asynchronous Receive.DTI/OSTUSART Synchronous Data (see related TX/CK).						SI	
RC7/RX/DT       26       29       1       I/O       ST       Digital I/O.         RC7       I       I       ST       USART Asynchronous Receive.         DT       I       I/O       ST       USART Synchronous Data (see related TX/CK).					_		
RC7       I/O       ST       Digital I/O.         RX       I       ST       USART Asynchronous Receive.         DT       I/O       ST       USART Synchronous Data (see related TX/CK).					1/0	51	USART Synchronous Clock (see related RX/DT).
RX     I     ST     USART Asynchronous Receive.       DT     I/O     ST     USART Synchronous Data (see related TX/CK).		26	29	1		от	
DT I/O ST USART Synchronous Data (see related TX/CK).	-						
					-		•
					1/0	51	

ST = Schmitt Trigger input with CMOS levels O = Output

OD = Open Drain (no P diode to VDD)

I = Input

TABLE 1-3:	PIC18F4X2 PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	---

Din Nome	Pin Number			Pin Buffer		Description		
Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description		
						PORTD is a bi-directional I/O port, or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when PSP module is enabled.		
RD0/PSP0	19	21	38	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD1/PSP1	20	22	39	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD2/PSP2	21	23	40	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD3/PSP3	22	24	41	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD4/PSP4	27	30	2	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD5/PSP5	28	31	3	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD6/PSP6	29	32	4	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RD7/PSP7	30	33	5	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.		
RE0/RD/AN5 RE0	8	9	25	I/O	ST	PORTE is a bi-directional I/O port. Digital I/O.		
RD					TTL	Read control for parallel slave port (see also $\overline{WR}$ and $\overline{CS}$ pins).		
AN5 RE1/WR/AN6	9	10	26	I/O	Analog	Analog input 5.		
RE1 WR					ST TTL	Digital I/O. Write <u>control for parallel slave port</u> (see CS and RD pins).		
AN6 RE2/CS/AN7	10	11	27	I/O	Analog	Analog input 6.		
RE2 CS					ST TTL	Digital I/O. Chip Select control for parallel slave port		
AN7					Analog	(see related RD and WR). Analog input 7.		
Vss	12, 31	13, 34	6, 29	Р		Ground reference for logic and I/O pins.		
Vdd	11, 32	12, 35	7, 28	Р		Positive supply for logic and I/O pins.		
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output								

ST = Schmitt Trigger input with CMOS levels O = Output CMOS = CMOS compatible input or outp I = Input P = Power

OD = Open Drain (no P diode to VDD)

#### 2.0 OSCILLATOR CONFIGURATIONS

#### 2.1 Oscillator Types

The PIC18FXX2 can be operated in eight different oscillator modes. The user can program three configuration bits (FOSC2, FOSC1, and FOSC0) to select one of these eight modes:

- 1. LP Low Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High Speed Crystal/Resonator
- 4. HS + PLL High Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor
- 6. RCIO External Resistor/Capacitor with I/O pin enabled
- 7. EC External Clock
- 8. ECIO External Clock with I/O pin enabled


#### 2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HS+PLL oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The PIC18FXX2 oscillator design requires the use of a parallel cut crystal.

Note:	Use of a series cut crystal may give a fre-
	quency out of the crystal manufacturers
	specifications.

FIGURE 2-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP CONFIGURATION)



### TABLE 2-1:CAPACITOR SELECTION FOR<br/>CERAMIC RESONATORS

Ranges Tested:							
Mode Freq C1 C2							
XT	455 kHz	68 - 100 pF	68 - 100 pF				
	2.0 MHz	15 - 68 pF	15 - 68 pF				
	4.0 MHz	15 - 68 pF	15 - 68 pF				
HS	8.0 MHz	10 - 68 pF	10 - 68 pF				
	16.0 MHz	10 - 22 pF	10 - 22 pF				

**These values are for design guidance only.** See notes following this table.

Resonators Used:						
455 kHz	Panasonic EFO-A455K04B	<u> </u>				
2.0 MHz	Murata Erie CSA2.00MG	± 0.5%				
4.0 MHz	Murata Erie CSA4.00MG	± 0.5%				
8.0 MHz	Murata Erie CSA8.00M	✓ ± 0.5%				
16.0 MHz	Murata Erie CSA16 00 MX	± 0.5%				
All resonat	ors used did not have built-in	capacitors.				

Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start up time.

> 2: When operating below 3V VDD, or when psing certain ceramic resonators at any voltage, it may be necessary to use high-gain HS mode, try a lower frequency resonator, or switch to a crystal oscillator.

3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components, or verify oscillator performance.

### TABLE 2-2:CAPACITOR SELECTION FOR<br/>CRYSTAL OSCILLATOR

Ranges Tested:					
Mode	Freq	C2			
LP	32.0 kHz	33 pF	33 pF		
	200 kHz	15 pF	_15 pF		
XT	200 kHz	47-68 pF	47-68 PF		
	1.0 MHz	15 pF	-157pF		
	4.0 MHz	15 pF	∑15 pF		
HS	4.0 MHz	15.pF	~ 15 pF		
	8.0 MHz	15-33.0EV	15-33 pF		
	20.0 MHz	(15-33.pF	15-33 pF		
	25.0 MHz	ТВД	TBD		
These value See notes fo		esign guidance of table.	only.		
	Crys	tals Used			
32.0/kHz	Épson C-	001R32.768K-A	± 20 PPM		
200 KHZ	STD XTL 200.000KHz ± 20 PPM				
(KØ MHŽ	ECS E	ECS-10-13-1	± 50 PPM		
4.0 MHz	ECS E	ECS-40-20-1	± 50 PPM		
8.0 MHz	Epson CA	A-301 8.000M-C	± 30 PPM		


Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.

Epson CA-301 20.000M-C

± 30 PPM

- 2: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
- 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components., or verify oscillator performance.

An external clock source may also be connected to the OSC1 pin in the HS, XT and LP modes, as shown in Figure 2-2.




#### 2.3 RC Oscillator

For timing-insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-3 shows how the R/C combination is connected.

In the RC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.

#### FIGURE 2-3: RC OSCILLATOR MODE



The RCIO oscillator mode functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).


20.0 MHz

#### 2.4 External Clock Input

The EC and ECIO oscillator modes require an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in these modes to save current. There is no oscillator start-up time required after a Power-on Reset or after a recovery from SLEEP mode.

In the EC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC oscillator mode.

#### FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION




The ECIO oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO oscillator mode.

#### FIGURE 2-6: PLL BLOCK DIAGRAM

#### FIGURE 2-5:

#### EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)




#### 2.5 HS/PLL

A Phase Locked Loop circuit is provided as a programmable option for users that want to multiply the frequency of the incoming crystal oscillator signal by 4. For an input clock frequency of 10 MHz, the internal clock frequency will be multiplied to 40 MHz. This is useful for customers who are concerned with EMI due to high frequency crystals.

The PLL can only be enabled when the oscillator configuration bits are programmed for HS mode. If they are programmed for any other mode, the PLL is not enabled and the system clock will come directly from OSC1.


The PLL is one of the modes of the FOSC<2:0> configuration bits. The oscillator mode is specified during device programming.

A PLL lock timer is used to ensure that the PLL has locked before device execution starts. The PLL lock timer has a time-out that is called TPLL.



#### 2.6 Oscillator Switching Feature

The PIC18FXX2 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low frequency clock source. For the PIC18FXX2 devices, this alternate clock source is the Timer1 oscillator. If a low frequency crystal (32 KHz, for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has been enabled, the device can switch to a low power execution mode. Figure 2-7 shows a block diagram of the system clock sources. The clock switching feature is enabled <u>by programming</u> the Oscillator Switching Enable (OSCSEN) bit in Configuration Register1H to a '0'. Clock switching is disabled in an erased device. See Section 11.0 for further details of the Timer1 oscillator. See Section 19.0 for Configuration Register details.



#### FIGURE 2-7: DEVICE CLOCK SOURCES

#### 2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS (OSCCON<0>) controls the clock switching. When the SCS bit is '0', the system clock source comes from the main oscillator that is selected by the FOSC configuration bits in Configuration Register1H. When the SCS bit is set, the system clock source will come from the Timer1 oscillator. The SCS bit is cleared on all forms of RESET. Note: The Timer1 oscillator must be enabled and operating to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 control register (T1CON). If the Timer1 oscillator is not enabled, then any write to the SCS bit will be ignored (SCS bit forced cleared) and the main oscillator will continue to be the system clock source.

#### REGISTER 2-1: OSCCON REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1
		—	—	_		—	SCS
bit 7							bit 0

- bit 7-1 Unimplemented: Read as '0'
- bit 0 SCS: System Clock Switch bit

When OSCSEN configuration bit = '0' and T1OSCEN bit is set:

- 1 = Switch to Timer1 oscillator/clock pin
- 0 = Use primary oscillator/clock input pin

When OSCSEN and T1OSCEN are in other states:

bit is forced clear


Legend			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 2.6.2 OSCILLATOR TRANSITIONS


The PIC18FXX2 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

A timing diagram indicating the transition from the main oscillator to the Timer1 oscillator is shown in Figure 2-8. The Timer1 oscillator is assumed to be running all the time. After the SCS bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the Timer1 oscillator, operation resumes. No additional delays are required after the synchronization cycles.






The sequence of events that takes place when switching from the Timer1 oscillator to the main oscillator will depend on the mode of the main oscillator. In addition to eight clock cycles of the main oscillator, additional delays may take place. If the main oscillator is configured for an external crystal (HS, XT, LP), then the transition will take place after an oscillator start-up time (Tost) has occurred. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for HS, XT and LP modes, is shown in Figure 2-9.




If the main oscillator is configured for HS-PLL mode, an oscillator start-up time (ToST) plus an additional PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator frequency. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS-PLL mode is shown in Figure 2-10.



#### FIGURE 2-10: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (HS WITH PLL)

If the main oscillator is configured in the RC, RCIO, EC or ECIO modes, there is no oscillator start-up time-out. Operation will resume after eight cycles of the main oscillator have been counted. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for RC, RCIO, EC and ECIO modes, is shown in Figure 2-11.

#### FIGURE 2-11: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (RC, EC)



#### 2.7 Effects of SLEEP Mode on the On-Chip Oscillator

When the device executes a SLEEP instruction, the on-chip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor

switching currents have been removed, SLEEP mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during SLEEP will increase the current consumed during SLEEP. The user can wake from SLEEP through external RESET, Watchdog Timer Reset, or through an interrupt.

#### TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode	OSC1 Pin	OSC2 Pin
RC	Floating, external resistor should pull high	At logic low
RCIO	Floating, external resistor should pull high	Configured as PORTA, bit 6
ECIO	Floating	Configured as PORTA, bit 6
EC	Floating	At logic low
LP, XT, and HS	Feedback inverter disabled, at quiescent voltage level	Feedback inverter disabled, at quiescent voltage level

See Table 3-1, in the "Reset" section, for time-outs due to SLEEP and MCLR Reset.

#### 2.8 Power-up Delays

Power up delays are controlled by two timers, so that no external RESET circuitry is required for most applications. The delays ensure that the device is kept in RESET, until the device power supply and clock are stable. For additional information on RESET operation, see the "Reset" section.

The first timer is the Power-up Timer (PWRT), which optionally provides a fixed delay of 72 ms (nominal) on power-up only (POR and BOR). The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable.

With the PLL enabled (HS/PLL oscillator mode), the time-out sequence following a Power-on Reset is different from other oscillator modes. The time-out sequence is as follows: First, the PWRT time-out is invoked after a POR time delay has expired. Then, the Oscillator Start-up Timer (OST) is invoked. However, this is still not a sufficient amount of time to allow the PLL to lock at high frequencies. The PWRT timer is used to provide an additional fixed 2ms (nominal) time-out to allow the PLL ample time to lock to the incoming clock frequency.

#### 3.0 RESET

The PIC18FXXX differentiates between various kinds of RESET:


- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during SLEEP
- d) Watchdog Timer (WDT) Reset (during normal operation)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

Most registers are unaffected by a RESET. Their status is unknown on POR and unchanged by all other RESETS. The other registers are forced to a "RESET state" on Power-on Reset, MCLR, WDT Reset, Brownout Reset, MCLR Reset during SLEEP and by the RESET instruction. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different RESET situations, as indicated in Table 3-2. These bits are used in software to determine the nature of the RESET. See Table 3-3 for a full description of the RESET states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 3-1.

The Enhanced MCU devices have a  $\overline{\text{MCLR}}$  noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

The MCLR pin is not driven low by any internal RESETS, including the WDT.




#### FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

#### 3.1 Power-On Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (i.e., exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



**3:** R1 =  $100\Omega$  to 1 k $\Omega$  will limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

### 3.2 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (parameter #33) only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameter #33 for details.

### 3.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter #32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

### 3.4 PLL Lock Time-out

With the PLL enabled, the time-out sequence following a Power-on Reset is different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator startup time-out (OST).

#### 3.5 Brown-out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/ programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter #35, the brown-out situation will reset the chip. A RESET may not occur if VDD falls below parameter D005 for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. If the Power-up Timer is enabled, it will be invoked after VDD rises above BVDD; it then will keep the chip in RESET for an additional time delay (parameter #33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

### 3.6 Time-out Sequence

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, the time-outs will expire. Bringing  $\overline{\text{MCLR}}$  high will begin execution immediately (Figure 3-5). This is useful for testing purposes or to synchronize more than one PIC18FXXX device operating in parallel.

Table 3-2 shows the RESET conditions for some Special Function Registers, while Table 3-3 shows the RESET conditions for all the registers.

Oscillator	Power-up	(2)		Wake-up from SLEEP or Oscillator Switch	
Configuration	PWRTE = 0	PWRTE = 1	Brown-out		
HS with PLL enabled <sup>(1)</sup>	72 ms + 1024Tosc + 2ms	1024Tosc + 2 ms	72 ms <sup>(2)</sup> + 1024Tosc + 2 ms	1024Tosc + 2 ms	
HS, XT, LP	72 ms + 1024Tosc	1024Tosc	72 ms <sup>(2)</sup> + 1024Tosc	1024Tosc	
EC	72 ms	—	72 ms <sup>(2)</sup>	—	
External RC	72 ms	—	72 ms <sup>(2)</sup>	—	

**Note 1:** 2 ms is the nominal time required for the 4x PLL to lock.

**2:** 72 ms is the nominal power-up timer delay, if implemented.

#### REGISTER 3-1: RCON REGISTER BITS AND POSITIONS

R/W-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
IPEN	—	—	RI	TO	PD	POR	BOR
bit 7							bit 0

**Note 1:** Refer to Section 4.14 (page 53) for bit definitions.

### TABLE 3-2:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR<br/>RCON REGISTER

Condition	Program Counter	RCON Register	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	01 1100	1	1	1	0	0	u	u
MCLR Reset during normal operation	0000h	0u uuuu	u	u	u	u	u	u	u
Software Reset during normal operation	0000h	00 uuuu	0	u	u	u	u	u	u
Stack Full Reset during normal operation	0000h	0u uull	u	u	u	u	u	u	1
Stack Underflow Reset during normal operation	0000h	0u uull	u	u	u	u	u	1	u
MCLR Reset during SLEEP	0000h	0u 10uu	u	1	0	u	u	u	u
WDT Reset	0000h	0u 01uu	1	0	1	u	u	u	u
WDT Wake-up	PC + 2	uu 00uu	u	0	0	u	u	u	u
Brown-out Reset	0000h	01 11u0	1	1	1	1	0	u	u
Interrupt wake-up from SLEEP	PC + 2 <sup>(1)</sup>	uu 00uu	u	1	0	u	u	u	u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

**Note 1:** When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0x000008h or 0x000018h).

Register	Register Applicable Devices		ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
TOSU	242	442	252	452	0 0000	0 0000	0 uuuu <b>(3)</b>
TOSH	242	442	252	452	0000 0000	0000 0000	uuuu uuuu <sup>(3)</sup>
TOSL	242	442	252	452	0000 0000	0000 0000	uuuu uuuu <b>(3)</b>
STKPTR	242	442	252	452	00-0 0000	00-0 0000	uu-u uuuu <b>(3)</b>
PCLATU	242	442	252	452	0 0000	0 0000	u uuuu
PCLATH	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
PCL	242	442	252	452	0000 0000	0000 0000	PC + 2 <sup>(2)</sup>
TBLPTRU	242	442	252	452	00 0000	00 0000	uu uuuu
TBLPTRH	242	442	252	452	0000 0000	0000 0000	սսսս սսսս
TBLPTRL	242	442	252	452	0000 0000	0000 0000	սսսս սսսս
TABLAT	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
PRODH	242	442	252	452	XXXX XXXX	นนนน นนนน	uuuu uuuu
PRODL	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu
INTCON	242	442	252	452	0000 000x	0000 000u	uuuu uuuu <b>(1)</b>
INTCON2	242	442	252	452	1111 -1-1	1111 -1-1	uuuu -u-u <b>(1)</b>
INTCON3	242	442	252	452	11-0 0-00	11-0 0-00	uu-u u-uu <b>(1)</b>
INDF0	242	442	252	452	N/A	N/A	N/A
POSTINC0	242	442	252	452	N/A	N/A	N/A
POSTDEC0	242	442	252	452	N/A	N/A	N/A
PREINC0	242	442	252	452	N/A	N/A	N/A
PLUSW0	242	442	252	452	N/A	N/A	N/A
FSR0H	242	442	252	452	xxxx	uuuu	uuuu
FSR0L	242	442	252	452	XXXX XXXX	սսսս սսսս	սսսս սսսս
WREG	242	442	252	452	XXXX XXXX	սսսս սսսս	սսսս սսսս
INDF1	242	442	252	452	N/A	N/A	N/A
POSTINC1	242	442	252	452	N/A	N/A	N/A
POSTDEC1	242	442	252	452	N/A	N/A	N/A
PREINC1	242	442	252	452	N/A	N/A	N/A
PLUSW1	242	442	252	452	N/A	N/A	N/A

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

TABLE 3-3:         INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)								
Register	Register Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt			
FSR1H	242	442	252	452	xxxx	uuuu	uuuu	
FSR1L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
BSR	242	442	252	452	0000	0000	uuuu	
INDF2	242	442	252	452	N/A	N/A	N/A	
POSTINC2	242	442	252	452	N/A	N/A	N/A	
POSTDEC2	242	442	252	452	N/A	N/A	N/A	
PREINC2	242	442	252	452	N/A	N/A	N/A	
PLUSW2	242	442	252	452	N/A	N/A	N/A	
FSR2H	242	442	252	452	xxxx	uuuu	uuuu	
FSR2L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
STATUS	242	442	252	452	x xxxx	u uuuu	u uuuu	
TMR0H	242	442	252	452	0000 0000	uuuu uuuu	uuuu uuuu	
TMR0L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
T0CON	242	442	252	452	1111 1111	1111 1111	uuuu uuuu	
OSCCON	242	442	252	452	0	0	u	
LVDCON	242	442	252	452	00 0101	00 0101	uu uuuu	
WDTCON	242	442	252	452	0	0	u	
RCON <sup>(4)</sup>	242	442	252	452	0q 11qq	0q qquu	uu qquu	
TMR1H	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR1L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
T1CON	242	442	252	452	0-00 0000	u-uu uuuu	u-uu uuuu	
TMR2	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
PR2	242	442	252	452	1111 1111	1111 1111	1111 1111	
T2CON	242	442	252	452	-000 0000	-000 0000	-uuu uuuu	
SSPBUF	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
SSPADD	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
SSPSTAT	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
SSPCON1	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
SSPCON2	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	

 TABLE 3-3:
 INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for RESET value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

Register	Applicable Devices			ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
ADRESH	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ADRESL	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ADCON0	242	442	252	452	0000 00-0	0000 00-0	uuuu uu-u	
ADCON1	242	442	252	452	00 0000	00 0000	uu uuuu	
CCPR1H	242	442	252	452	xxxx xxxx	นนนน นนนน	นนนน นนนน	
CCPR1L	242	442	252	452	xxxx xxxx	<u>uuuu</u> uuuu	uuuu uuuu	
CCP1CON	242	442	252	452	00 0000	00 0000	uu uuuu	
CCPR2H	242	442	252	452	xxxx xxxx	นนนน นนนน	uuuu uuuu	
CCPR2L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCP2CON	242	442	252	452	00 0000	00 0000	uu uuuu	
TMR3H	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR3L	242	442	252	452	xxxx xxxx	<u>uuuu</u> uuuu	uuuu uuuu	
T3CON	242	442	252	452	0000 0000	<u>uuuu</u> uuuu	uuuu uuuu	
SPBRG	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
RCREG	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
TXREG	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
TXSTA	242	442	252	452	0000 -010	0000 -010	uuuu -uuu	
RCSTA	242	442	252	452	x000 0000	0000 000x	սսսս սսսս	
EEADR	242	442	252	452	0000 0000	0000 0000	սսսս սսսս	
EEDATA	242	442	252	452	0000 0000	0000 0000	นนนน นนนน	
EECON1	242	442	252	452	xx-0 x000	uu-0 u000	uu-0 u000	
EECON2	242	442	252	452				

TABLE 3-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (	(CONTINUED)
	INTIALIZATION CONDITIONO I ON ALL NEOLOTENO	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

ABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)								
Register	ter Applicable Devices			ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
IPR2	242	442	252	452	1 1111	1 1111	u uuuu	
PIR2	242	442	252	452	0 0000	0 0000	u uuuu <b>(1)</b>	
PIE2	242	442	252	452	0 0000	0 0000	u uuuu	
IPR1	242	442	252	452	1111 1111	1111 1111	uuuu uuuu	
IPRI	242	442	252	452	-111 1111	-111 1111	-uuu uuuu	
PIR1	242	442	252	452	0000 0000	0000 0000	uuuu uuuu <b>(1)</b>	
PIRI	242	442	252	452	-000 0000	-000 0000	-uuu uuuu <b>(1)</b>	
PIE1	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
PIET	242	442	252	452	-000 0000	-000 0000	-uuu uuuu	
TRISE	242	442	252	452	0000 -111	0000 -111	uuuu -uuu	
TRISD	242	442	252	452	1111 1111	1111 1111	uuuu uuuu	
TRISC	242	442	252	452	1111 1111	1111 1111	uuuu uuuu	
TRISB	242	442	252	452	1111 1111	1111 1111	uuuu uuuu	
TRISA <sup>(5,6)</sup>	242	442	252	452	-111 1111 <b>(5)</b>	-111 1111 <b>(5)</b>	-uuu uuuu <b>(5)</b>	
LATE	242	442	252	452	xxx	uuu	uuu	
LATD	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
LATC	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
LATB	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
LATA <sup>(5,6)</sup>	242	442	252	452	-xxx xxxx(5)	-uuu uuuu <b>(5)</b>	-uuu uuuu <b>(5)</b>	
PORTE	242	442	252	452	000	000	uuu	
PORTD	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTC	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTB	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTA <sup>(5,6)</sup>	242	442	252	452	-x0x 0000 <b>(5)</b>	-u0u 0000 <b>(5)</b>	-uuu uuuu <b>(5)</b>	

 TABLE 3-3:
 INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.


Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).


**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.


- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.




#### FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




#### FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2









NOTES:

# 4.0 MEMORY ORGANIZATION

There are three memory blocks in Enhanced MCU devices. These memory blocks are:

- Program Memory
- Data RAM
- Data EEPROM

Data and program memory use separate busses, which allows for concurrent access of these blocks.

Additional detailed information for FLASH program memory and Data EEPROM is provided in Section 5.0 and Section 6.0, respectively.

# 4.1 **Program Memory Organization**

A 21-bit program counter is capable of addressing the 2-Mbyte program memory space. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).


The PIC18F252 and PIC18F452 each have 32 Kbytes of FLASH memory, while the PIC18F242 and PIC18F442 have 16 Kbytes of FLASH. This means that PIC18FX52 devices can store up to 16K of single word instructions, and PIC18FX42 devices can store up to 8K of single word instructions.

The RESET vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.


Figure 4-1 shows the Program Memory Map for PIC18F242/442 devices and Figure 4-2 shows the Program Memory Map for PIC18F252/452 devices.

# PIC18FXX2

#### FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F442/242



# FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR PIC18F452/252



# 4.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit stack pointer, with the stack pointer initialized to 00000b after all RESETS. There is no RAM associated with stack pointer 00000b. This is only a RESET value. During a CALL type instruction, causing a push onto the stack, the stack pointer is first incremented and the RAM location pointed to by the stack pointer is written with the contents of the PC. During a RETURN type instruction, causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR are transferred to the PC and then the stack pointer is decremented.

The stack space is not part of either program or data space. The stack pointer is readable and writable, and the address on the top of the stack is readable and writable through SFR registers. Data can also be pushed to, or popped from, the stack using the top-of-stack SFRs. Status bits indicate if the stack pointer is at, or beyond the 31 levels provided.

# 4.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL hold the contents of the stack location pointed to by the STKPTR register. This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.

The user must disable the global interrupt enable bits during this time to prevent inadvertent stack operations.

#### 4.2.2 RETURN STACK POINTER (STKPTR)

The STKPTR register contains the stack pointer value, the STKFUL (stack full) status bit, and the STKUNF (stack underflow) status bits. Register 4-1 shows the STKPTR register. The value of the stack pointer can be 0 through 31. The stack pointer increments when values are pushed onto the stack and decrements when values are popped off the stack. At RESET, the stack pointer value will be 0. The user may read and write the stack pointer value. This feature can be used by a Real Time Operating System for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit can only be cleared in software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. Refer to Section 20.0 for a description of the device configuration bits. If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit, and reset the device. The STKFUL bit will remain set and the stack pointer will be set to 0.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the stack pointer will increment to 31. Any additional pushes will not overwrite the 31st push, and STKPTR will remain at 31.


When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the stack pointer remains at 0. The STKUNF bit will remain set until cleared in software or a POR occurs.

**Note:** Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the RESET vector, where the stack conditions can be verified and appropriate actions can be taken.

# PIC18FXX2


#### REGISTER 4-1: STKPTR REGISTER

	R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SP0				
	bit 7							bit 0				
bit 7 <sup>(1)</sup>	STKFUL: S	STKFUL: Stack Full Flag bit										
	<ul> <li>1 = Stack became full or overflowed</li> <li>0 = Stack has not become full or overflowed</li> </ul>											
bit 6 <sup>(1)</sup>	STKUNF:	Stack Under	flow Flag bit	:								
	1 = Stack u	underflow oc	curred									
	0 = Stack ι	underflow did	l not occur									
bit 5	Unimplem	Unimplemented: Read as '0'										
bit 4-0	SP4:SP0:	Stack Pointe	r Location b	oits								
							~~					



Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### FIGURE 4-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



#### 4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the stack pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place a return address on the stack.

The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

#### 4.2.4 STACK FULL/UNDERFLOW RESETS

These resets are enabled by programming the STVREN configuration bit. When the STVREN bit is disabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device RESET. When the STVREN bit is enabled, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device RESET. The STKFUL or STKUNF bits are only cleared by the user software or a POR Reset.

# 4.3 Fast Register Stack

A "fast interrupt return" option is available for interrupts. A Fast Register Stack is provided for the STATUS, WREG and BSR registers and are only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers, if the FAST RETURN instruction is used to return from the interrupt.

A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten.

If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.

If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a FAST CALL instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

#### EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1	
RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

# FIGURE 4-4: CLOCK/INSTRUCTION CYCLE

#### ı Q1 | Q2 | Q3 | Q4 ı Q1 | Q2 | Q3 | Q4 ı Q1 | Q2 | Q3 | Q4 ı OSC1 Q1 Q2 Internal Phase Clock Q3 Q4 PC PC PC+4 OSC2/CLKOUT (RC mode) Execute INST (PC-2) Fetch INST (PC Execute INST (PC) Execute INST (PC+ Fetch INST (PC Fetch INST (PC+4) L

# 4.4 PCL, PCLATH and PCLATU

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21-bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCH register. The Upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCU register may be performed through the PCLATU register.

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of PCL is fixed to a value of'0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 4.8.1).

# 4.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 4-4.


# 4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 4-2).

# A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

#### EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

# 4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB ='0'). Figure 4-5 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 4.4).

The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 4-5 shows how the instruction "GOTO 00006h' is encoded in the program memory. Program branch instructions which encode a relative address offset operate in the same manner. The offset value stored in a branch instruction represents the number of single word instructions that the PC will be offset by. Section 19.0 provides further details of the instruction set.

			LSB = 1	LSB = 0	Word Address ↓
	Program N				000000h
	Byte Locat	ions $\rightarrow$			000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	000006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	Clh	23h	00000Eh
			F4h	56h	000010h
					000012h
					000014h

#### FIGURE 4-5: INSTRUCTIONS IN PROGRAM MEMORY

#### 4.7.1 TWO-WORD INSTRUCTIONS

The PIC18FXX2 devices have four two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSBs set to 1's and is a special kind of NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the

second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that changes the PC. A program example that demonstrates this concept is shown in Example 4-3. Refer to Section 19.0 for further details of the instruction set.

CASE 1:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, execute 2-word instruction
1111 0100 0101 0110	; 2nd operand holds address of REG2
0010 0100 0000 0000	ADDWF REG3 ; continue code
CASE 2.	

OAGE Z.		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?	
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes	
1111 0100 0101 0110	; 2nd operand becomes	NOP
0010 0100 0000 0000	ADDWF REG3 ; continue code	

#### 4.8 Lookup Tables

Lookup tables are implemented two ways. These are:

- Computed GOTO
- Table Reads

#### 4.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).

A lookup table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions, that returns the value 0xnn to the calling function.

The offset value (value in WREG) specifies the number of bytes that the program counter should advance.

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

#### 4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Lookup table data may be stored 2 bytes per program word by using table reads and writes. The table pointer (TBLPTR) specifies the byte address and the table latch (TABLAT) contains the data that is read from, or written to program memory. Data is transferred to/from program memory, one byte at a time.

A description of the Table Read/Table Write operation is shown in Section 3.0.

## 4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 4-6 and Figure 4-7 show the data memory organization for the PIC18FXX2 devices.

The data memory map is divided into as many as 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory contains Special Function Registers (SFR) and General Purpose Registers (GPR). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratch pad operations in the user's application. The SFRs start at the last location of Bank 15 (0xFFF) and extend downwards. Any remaining space beyond the SFRs in the Bank may be implemented as GPRs. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of a File Select Register (FSRn) and a corresponding Indirect File Operand (INDFn). Each FSR holds a 12-bit address value that can be used to access any location in the Data Memory map without banking.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. Section 4.10 provides a detailed description of the Access RAM.

#### 4.9.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly. Indirect addressing operates using a File Select Register and corresponding Indirect File Operand. The operation of indirect addressing is shown in Section 4.12.

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other RESETS.

Data RAM is available for use as GPR registers by all instructions. The top half of Bank 15 (0xF80 to 0xFFF) contains SFRs. All other banks of data memory contain GPR registers, starting with Bank 0.


#### 4.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 4-1 and Table 4-2.


The SFRs can be classified into two sets; those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFRs are typically distributed among the peripherals whose functions they control.

The unused SFR locations will be unimplemented and read as '0's. See Table 4-1 for addresses for the SFRs.



#### FIGURE 4-6: DATA MEMORY MAP FOR PIC18F242/442



#### FIGURE 4-7: DATA MEMORY MAP FOR PIC18F252/452

## TABLE 4-1: SPECIAL FUNCTION REGISTER MAP

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 <sup>(3)</sup>	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 <sup>(3)</sup>	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 <sup>(3)</sup>	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 <sup>(3)</sup>	FBCh	CCPR2H	F9Ch	
FFBh	PCLATU	FDBh	PLUSW2 <sup>(3)</sup>	FBBh	CCPR2L	F9Bh	—
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	—
FF9h	PCL	FD9h	FSR2L	FB9h	_	F99h	—
FF8h	TBLPTRU	FD8h	STATUS	FB8h		F98h	—
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	—	F97h	_
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	—	F96h	TRISE <sup>(2)</sup>
FF5h	TABLAT	FD5h	TOCON	FB5h	—	F95h	TRISD <sup>(2)</sup>
FF4h	PRODH	FD4h	—	FB4h	—	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	—
FF0h	INTCON3	FD0h	RCON	FB0h	—	F90h	—
FEFh	INDF0 <sup>(3)</sup>	FCFh	TMR1H	FAFh	SPBRG	F8Fh	_
FEEh	POSTINC0 <sup>(3)</sup>	FCEh	TMR1L	FAEh	RCREG	F8Eh	_
FEDh	POSTDEC0 <sup>(3)</sup>	FCDh	T1CON	FADh	TXREG	F8Dh	LATE <sup>(2)</sup>
FECh	PREINC0 <sup>(3)</sup>	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD <sup>(2)</sup>
FEBh	PLUSW0 <sup>(3)</sup>	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	—	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	_
FE7h	INDF1 <sup>(3)</sup>	FC7h	SSPSTAT	FA7h	EECON2	F87h	_
FE6h	POSTINC1 <sup>(3)</sup>	FC6h	SSPCON1	FA6h	EECON1	F86h	_
FE5h	POSTDEC1 <sup>(3)</sup>	FC5h	SSPCON2	FA5h	—	F85h	_
FE4h	PREINC1 <sup>(3)</sup>	FC4h	ADRESH	FA4h	—	F84h	PORTE <sup>(2)</sup>
FE3h	PLUSW1 <sup>(3)</sup>	FC3h	ADRESL	FA3h	_	F83h	PORTD <sup>(2)</sup>
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	_	FA0h	PIE2	F80h	PORTA

Note 1: Unimplemented registers are read as '0'.

2: This register is not available on PIC18F2X2 devices.

**3:** This is not a physical register.

#### **TABLE 4-2: REGISTER FILE SUMMARY**

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	—	_	_	Top-of-Stack	upper Byte (1	OS<20:16>)	•	•	0 0000	37
TOSH	Top-of-Stac	k High Byte (T	OS<15:8>)						0000 0000	37
TOSL	Top-of-Stac	k Low Byte (TO	OS<7:0>)						0000 0000	37
STKPTR	STKFUL	STKUNF	_	Return Stack	k Pointer				00-0 0000	38
PCLATU	—	—		Holding Reg	ister for PC<2	0:16>			0 0000	39
PCLATH	Holding Reg	gister for PC<1	5:8>						0000 0000	39
PCL	PC Low Byt	e (PC<7:0>)							0000 0000	39
TBLPTRU	_	_	bit21 <sup>(2)</sup>	Program Me	emory Table Po	pinter Upper B	yte (TBLPTR∢	<20:16>)	00 0000	58
TBLPTRH	Program Me	Program Memory Table Pointer High Byte (TBLPTR<15:8>)							0000 0000	58
TBLPTRL	Program Me	emory Table Po	ointer Low Byt	te (TBLPTR<7	:0>)				0000 0000	58
TABLAT	Program Memory Table Latch								0000 0000	58
PRODH	Product Reg	gister High Byt	e						XXXX XXXX	69
PRODL	Product Reg	gister Low Byte	e						XXXX XXXX	69
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	73
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	74
INTCON3	INT2IP	INT1IP		INT2IE	INT1IE	—	INT2IF	INT1IF	11-0 0-00	75
INDF0	Uses conter	Uses contents of FSR0 to address data memory - value of FSR0 not changed (not a physical register)								50
POSTINC0	Uses contents of FSR0 to address data memory - value of FSR0 post-incremented (not a physical register)							n/a	50	
POSTDEC0	Uses conter	Uses contents of FSR0 to address data memory - value of FSR0 post-decremented (not a physical register)							n/a	50
PREINC0	Uses conter	Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register)						al register)	n/a	50
PLUSW0		Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register) - value of FSR0 offset by value in WREG							n/a	50
FSR0H	—	_	_	_	Indirect Dat	a Memory Add	dress Pointer	0 High Byte	xxxx	50
FSR0L	Indirect Dat	a Memory Add	lress Pointer 0	) Low Byte					xxxx xxxx	50
WREG	Working Re	gister							xxxx xxxx	n/a
INDF1	Uses conter	nts of FSR1 to	address data	memory - valu	ue of FSR1 no	t changed (not	a physical re	gister)	n/a	50
POSTINC1	Uses conter	nts of FSR1 to	address data	memory - valu	ue of FSR1 po	st-incremented	d (not a physic	cal register)	n/a	50
POSTDEC1	Uses conter	nts of FSR1 to	address data	memory - valu	ue of FSR1 po	st-decremente	d (not a physi	ical register)	n/a	50
PREINC1	Uses conter	nts of FSR1 to	address data	memory - valu	ue of FSR1 pre	e-incremented	(not a physica	al register)	n/a	50
PLUSW1		nts of FSR1 to R1 offset by va			ue of FSR1 pre	e-incremented	(not a physica	al register) -	n/a	50
FSR1H	_	—	_	_	Indirect Data	a Memory Add	ress Pointer 1	High Byte	xxxx	50
FSR1L	Indirect Dat	a Memory Add	lress Pointer 1	Low Byte					xxxx xxxx	50
BSR	— — — Bank Select Register							0000	49	
INDF2	Uses conter	nts of FSR2 to	address data	memory - valu	ue of FSR2 no	t changed (not	a physical re	gister)	n/a	50
POSTINC2	Uses conter	nts of FSR2 to	address data	memory - valu	ue of FSR2 po	st-incremented	d (not a physic	cal register)	n/a	50
POSTDEC2	Uses conter	nts of FSR2 to	address data	memory - valu	ue of FSR2 po	st-decremente	d (not a physi	ical register)	n/a	50
PREINC2	Uses conter	nts of FSR2 to	address data	memory - valu	ue of FSR2 pre	e-incremented	(not a physic	al register)	n/a	50
PLUSW2		nts of FSR2 to R2 offset by va		memory - valu	ue of FSR2 pre	e-incremented	(not a physica	al register) -	n/a	50
FSR2H	—	—	_	_	Indirect Data	a Memory Add	ress Pointer 2	High Byte	xxxx	50
FSR2L	Indirect Dat	a Memory Add	Iress Pointer 2	2 Low Byte					xxxx xxxx	50
STATUS	—	—	—	N	OV	Z	DC	С	x xxxx	52
TMR0H	Timer0 Reg	ister High Byte	)						0000 0000	103
TMR0L	-	ister Low Byte							xxxx xxxx	103
	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	101

 $\label{eq:legend: Legend: Legend: u = unchanged, - = unimplemented, \ q = value \ depends \ on \ condition$ 

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.
 2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers and bits are reserved on the PIC18F2X2 devices; always maintain these clear.

TABLE 4-2:	REGISTER FILE SUMMARY	(CONTINUED)
------------	-----------------------	-------------

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
OSCCON	—			—	—	—	—	SCS	0	21
LVDCON	_	-	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 0101	189
WDTCON	_	-	-	_	_	_	_	SWDTE	0	201
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	01 11qq	53, 28, 82
TMR1H	Timer1 Reg	ister High Byte	)						XXXX XXXX	105
TMR1L	Timer1 Reg	ister Low Byte							XXXX XXXX	105
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	105
TMR2	Timer2 Reg	ister							0000 0000	109
PR2	Timer2 Peri	od Register							1111 1111	110
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	109
SSPBUF	SSP Receiv	e Buffer/Trans	mit Register	•	•	•	•	•	XXXX XXXX	123
SSPADD	SSP Addres	ss Register in I	<sup>2</sup> C Slave Mod	le. SSP Baud	Rate Reload F	Register in I <sup>2</sup> C	Master Mode		0000 0000	132
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	124
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	125
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	135
ADRESH	A/D Result	Register High	Byte						xxxx xxxx	185,186
ADRESL	A/D Result	Register Low E	Byte						XXXX XXXX	185,186
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	179
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	180
CCPR1H	Capture/Co	mpare/PWM R	egister1 High	Byte					XXXX XXXX	119, 121
CCPR1L	Capture/Co	mpare/PWM R	egister1 Low	Byte					XXXX XXXX	119, 121
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	115
CCPR2H	Capture/Co	mpare/PWM R	egister2 High	Byte					XXXX XXXX	119, 121
CCPR2L	Capture/Co	mpare/PWM R	egister2 Low	Byte					XXXX XXXX	119, 121
CCP2CON	—	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	115
TMR3H	Timer3 Reg	ister High Byte	)						XXXX XXXX	111
TMR3L	Timer3 Reg	ister Low Byte							XXXX XXXX	111
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	111
SPBRG	USART1 Ba	aud Rate Gene	erator						0000 0000	166
RCREG	USART1 Re	eceive Registe	r						0000 0000	172, 175, 177
TXREG	USART1 Tr	USART1 Transmit Register								170, 173, 176
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	164
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	165
EEADR	Data EEPR	OM Address R	legister						0000 0000	65, 68
EEDATA	Data EEPR	OM Data Regi	ster						0000 0000	68
EECON2	Data EEPR	OM Control Re	egister 2 (not a	a physical regi	ster)					65, 68
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	xx-0 x000	66

Legend:

t: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition
1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.
2: Bit 21 of the TBLPTRU allows access to the device configuration bits. Note

3: These registers and bits are reserved on the PIC18F2X2 devices; always maintain these clear.

#### **REGISTER FILE SUMMARY (CONTINUED) TABLE 4-2:**

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
IPR2	—	_	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1 1111	81
PIR2	—	_	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	77
PIE2	_	_	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	79
IPR1	PSPIP <sup>(3)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	80
PIR1	PSPIF <sup>(3)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	76
PIE1	PSPIE <sup>(3)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	78
TRISE <sup>(3)</sup>	IBF	OBF	IBOV	PSPMODE		Data Direction	on bits for PO	RTE	0000 -111	96
TRISD <sup>(3)</sup>	Data Direction Control Register for PORTD								1111 1111	94
TRISC	Data Direction Control Register for PORTC							1111 1111	91	
TRISB	Data Direction Control Register for PORTB 1111 1111							88		
TRISA	_	TRISA6 <sup>(1)</sup>	Data Directi	Data Direction Control Register for PORTA						85
LATE <sup>(3)</sup>	-	-	-	—	-		E Data Latch, E Data Latch		xxx	97
LATD <sup>(3)</sup>	Read PORT	D Data Latch,	Write PORTE	Data Latch					xxxx xxxx	93
LATC	Read PORT	C Data Latch,	Write PORTC	C Data Latch					xxxx xxxx	91
LATB	Read PORT	B Data Latch,	Write PORTE	B Data Latch					xxxx xxxx	88
LATA	_	LATA6 <sup>(1)</sup>	Read PORT	A Data Latch,	Write PORTA	Data Latch <sup>(1)</sup>			-xxx xxxx	85
PORTE <sup>(3)</sup>	Read PORTE pins, Write PORTE Data Latch						000	97		
PORTD <sup>(3)</sup>	Read PORTD pins, Write PORTD Data Latch						XXXX XXXX	93		
PORTC	Read PORTC pins, Write PORTC Data Latch xxxx xxxx						91			
PORTB	Read PORT	B pins, Write	PORTB Data	Latch					XXXX XXXX	88
PORTA	_	RA6 <sup>(1)</sup>	Read PORT	A pins, Write F	PORTA Data L	.atch <sup>(1)</sup>			-x0x 0000	85

Legend: x = unknown, u = unchanged, - = unimplemented, g = value depends on condition
Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.
2: Bit 21 of the TBLPTRU allows access to the device configuration bits.
3: These registers and bits are reserved on the PIC18F2X2 devices; always maintain these clear.

# 4.10 Access Bank

The Access Bank is an architectural enhancement which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.

This data memory region can be used for:

- Intermediate computational values
- · Local variables of subroutines
- Faster context saving/switching of variables
- Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the upper 128 bytes in Bank 15 (SFRs) and the lower 128 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 4-6 and Figure 4-7 indicate the Access RAM areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank. This bit is denoted by the 'a' bit (for access bit).

When forced in the Access Bank (a = '0'), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function registers, so that these registers can be accessed without any software overhead. This is useful for testing status flags and modifying control bits.

# 4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's, and writes will have no effect.


A MOVLB instruction has been provided in the instruction set to assist in selecting banks.

If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The STATUS register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR, since the 12-bit addresses are embedded into the instruction word.

Section 4.12 provides a description of indirect addressing, which allows linear addressing of the entire RAM space.



#### © 2001 Microchip Technology Inc.

# 4.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. An FSR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 4-9 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Indirect addressing is possible by using one of the INDF registers. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = '0'), will read 00h. Writing to the INDF register indirectly, results in a no operation. The FSR register contains a 12-bit address, which is shown in Figure 4-10.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

Example 4-4 shows a simple use of indirect addressing to clear the RAM in Bank1 (locations 100h-1FFh) in a minimum number of instructions.

#### EXAMPLE 4-4: HOW TO CLEAR RAM (BANK1) USING INDIRECT ADDRESSING

1
th
ext
ıe
1

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12-bit wide. To store the 12-bits of addressing information, two 8-bit registers are required. These indirect addressing registers are:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. If an instruction writes a value to INDF0, the value will be written to the address pointed to by FSR0H:FSR0L. A read from INDF1 reads

the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used.

If INDF0, INDF1 or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the STATUS bits are not affected.

#### 4.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation on one of these five registers determines how the FSR will be modified during indirect addressing.

When data access is done to one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) INDFn
- Auto-decrement FSRn after an indirect access (post-decrement) - POSTDECn
- Auto-increment FSRn after an indirect access (post-increment) POSTINCn
- Auto-increment FSRn before an indirect access (pre-increment) PREINCn
- Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) - PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the STATUS register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

Incrementing or decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.


Adding these features allows the FSRn to be used as a stack pointer, in addition to its uses for table operations in data memory.

Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed.


If an FSR register contains a value that points to one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (STATUS bits are not affected).

If an indirect addressing operation is done where the target address is an FSRnH or FSRnL register, the write operation will dominate over the pre- or post-increment/decrement functions.

FIGURE 4-9: INDIRECT ADDRESSING OPERATION







## 4.13 STATUS Register

The STATUS register, shown in Register 4-2, contains the arithmetic status of the ALU. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV, or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV, or N bits from the STATUS register. For other instructions not affecting any status bits, see Table 20-2.

Note:	The C and DC bits operate as a borrow and
	digit borrow bit respectively, in subtraction.

#### REGISTER 4-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	N	OV	Z	DC	С
bit 7							bit 0

#### bit 7-5 Unimplemented: Read as '0'

- n = Value at POR reset

bit 4		s used for sign	ve bit used for signed arithmetic (2's complement). It indicates whether the result was ALU MSB = 1).					
		Ilt was negativ Ilt was positive						
bit 3	7-bit mag 1 = Over	s used for signed arithmetic (2's complement). It indicates an overflow of the gnitude, which causes the sign bit (bit7) to change state. flow occurred for signed arithmetic (in this arithmetic operation)						
bit 2	0 = No o <b>Z:</b> Zero b	verflow occurr	ed					
	1 = The I	<ul> <li>1 = The result of an arithmetic or logic operation is zero</li> <li>0 = The result of an arithmetic or logic operation is not zero</li> </ul>						
bit 1	<ul> <li>DC: Digit carry/borrow bit</li> <li>For ADDWF, ADDLW, SUBLW, and SUBWF instructions</li> <li>1 = A carry-out from the 4th low order bit of the result occurred</li> <li>0 = No carry-out from the 4th low order bit of the result</li> </ul>							
	Note:	complemen		A subtraction is executed by adding the two . For rotate (RRF, RLF) instructions, this bit of the source register.				
bit 0	For ADDV 1 = A cal	ry-out from th	SUBLW, and SUBWF instrue e Most Significant bit of t	the result occurred				
	0 = No ca Note:	For borrow, complemen	t of the second operand.	A subtraction is executed by adding the two . For rotate (RRF, RLF) instructions, this bit der bit of the source register.				
	Legend:							
	R = Readable bit W = Writable bit U = Unimplemented bit, read a							

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

# 4.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device RESET. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

- Note 1: If the BOREN configuration bit is set (Brown-out Reset enabled), the BOR bit is '1' on a Power-on Reset. After a Brownout Reset has occurred, the BOR bit will be cleared, and must be set by firmware to indicate the occurrence of the next Brownout Reset.
  - 2: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

## REGISTER 4-3: RCON REGISTER

R/W-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	
IPEN	—	—	RI	TO	PD	POR	BOR	
bit 7							bit 0	

- 1 = Enable priority levels on interrupts
- 0 = Disable priority levels on interrupts (16CXXX compatibility mode)
- bit 6-5 **Unimplemented:** Read as '0'
- bit 4 RI: RESET Instruction Flag bit
  - 1 = The RESET instruction was not executed
    - 0 = The RESET instruction was executed causing a device RESET
    - (must be set in software after a Brown-out Reset occurs)
- bit 3 **TO**: Watchdog Time-out Flag bit
  - 1 = After power-up, CLRWDT instruction, or SLEEP instruction
  - 0 = A WDT time-out occurred
- bit 2 **PD**: Power-down Detection Flag bit
  - 1 = After power-up or by the CLRWDT instruction
  - 0 = By execution of the SLEEP instruction
- bit 1 **POR:** Power-on Reset Status bit
  - 1 = A Power-on Reset has not occurred
  - 0 = A Power-on Reset occurred
    - (must be set in software after a Power-on Reset occurs)

#### bit 0 BOR: Brown-out Reset Status bit

- 1 = A Brown-out Reset has not occurred
- 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# PIC18FXX2

NOTES:

# 5.0 FLASH PROGRAM MEMORY

The FLASH Program Memory is readable, writable, and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

## 5.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:


- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16-bits wide, while the data RAM space is 8-bits wide. Table Reads and Table Writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table Read operations retrieve data from program memory and places it into the data RAM space. Figure 5-1 shows the operation of a Table Read with program memory and data RAM.


Table Write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in Section 5.5, "Writing to FLASH Program Memory". Figure 5-2 shows the operation of a Table Write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a Table Write is being used to write executable code into program memory, program instructions will need to be word aligned.



# FIGURE 5-1: TABLE READ OPERATION

#### FIGURE 5-2: TABLE WRITE OPERATION



# 5.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

#### 5.2.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit CFGS determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

Control bit EEFS determines if the access will be to the configuration/calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on configuration registers, regardless of EEPGD (see "Special Features of the CPU", Section 19.0). When clear, memory selection access is determined by EEPGD.

The FREE bit, when set, will allow a program memory erase operation. When the FREE bit is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), due to RESET values of zero.

Control bits RD and WR initiate read and write operations, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at the completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation. The RD bit cannot be set when accessing program memory (EEPGD = 1).

Note: Interrupt flag bit EEIF, in the PIR2 register, is set when the write is complete. It must be cleared in software.

## REGISTER 5-1: EECON1 REGISTER (ADDRESS FA6h)

- n = Value at POR

	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD
	bit 7							bit 0
bit 7			am or Data	FEPROMI	lemory Select	hit		
		Program Fl			lenory delect	ы		
		Data EEPR						
bit 6	CFGS: FL/	ASH Program	m/Data EE	or Configura	ation Select bit			
		Configuration			_			
		Program FL		ata EEPRON	/I memory			
bit 5	-	ented: Read						
bit 4		ASH Row Er						
		the program d by comple			d by TBLPTR c	on the next	WR comma	and
		n write only						
bit 3	WRERR: E	EPROM Er	ror Flag bit					
		operation is						
	•	-			ng in normal op	eration)		
		ite operation	-					
		cing of the e	•		and CFGS bits	are not cle	ared. This	allows
bit 2	WREN: EE	PROM Write	e Enable bi	it				
		write cycles						
		write to the	EEPROM					
bit 1	WR: Write		DOM	- <i>(</i> )				
					or a program m leared by hard			
	• •	can only be			•			
	0 = Write c	ycle to the E	EPROM is	complete				
bit 0	RD: Read	Control bit						
		s an EEPRC				<b>-</b> + <i>'</i>		( I I)
		takes one cy vare. RD bit			rdware. The RI	D bit can or	nly be set (n	ot cleared)
		ot initiate an			1 OD = 1.)			
	Legend:							
	R = Reada	ble bit	VV = V	Vritable bit	U = Unimpl	lemented b	it, read as '	0'
	1							

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

#### 5.2.2 TABLAT - TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8-bit data during data transfers between program memory and data RAM.

#### 5.2.3 TBLPTR - TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The table pointer, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 5-1. These operations on the TBLPTR only affect the low order 21 bits.

#### 5.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes, and erases of the FLASH program memory.

When a TBLRD is executed, all 22 bits of the Table Pointer determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the three LSbs of the Table Pointer (TBLPTR<2:0>) determine which of the eight program memory holding registers is written to. When the timed write to program memory (long write) begins, the 19 MSbs of the Table Pointer, TBLPTR (TBLPTR<21:3>), will determine which program memory block of 8 bytes is written to. For more detail, see Section 5.5 ("Writing to FLASH Program Memory").


When an erase of program memory is executed, the 16 MSbs of the Table Pointer (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 5-3 describes the relevant boundaries of TBLPTR based on FLASH program memory operations.

#### TABLE 5-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer			
TBLRD* TBLWT*	TBLPTR is not modified			
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write			
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write			
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write			

#### FIGURE 5-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




### 5.3 Reading the FLASH Program Memory

The TBLRD instruction is used to retrieve data from program memory and place into data RAM. Table Reads from program memory are performed one byte at a time. TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TAB-LAT. In addition, TBLPTR can be modified automatically for the next Table Read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 5-4 shows the interface between the internal program memory and the TABLAT.

## FIGURE 5-4: READS FROM FLASH PROGRAM MEMORY



#### EXAMPLE 5-1: READING A FLASH PROGRAM MEMORY WORD

MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	'	Load TBLPTR with the base address of the word
READ_WORD			
TBLRD	*+	;	read into TABLAT and increment
MOVFW	TABLAT	;	get data
MOVWF	WORD_EVEN		
TBLRD	*+	;	read into TABLAT and increment
MOVFW	TABLAT	;	get data
MOVWF	WORD_ODD		

# 5.4 Erasing FLASH Program memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control can larger blocks of program memory be bulk erased. Word erase in the FLASH array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the FLASH program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal FLASH. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

#### 5.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load table pointer with address of row being erased.
- Set EEPGD bit to point to program memory; set WREN bit to enable writes; and set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Execute a NOP.
- 9. Re-enable interrupts.

#### EXAMPLE 5-2: ERASING A FLASH PROGRAM MEMORY ROW

	MOVLW	CODE ADDR UPPER	; load TBLPTR with the base
	MOVEW	TBLPTRU	
			; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
ERASE_ROW			
	BSF	EECON1, EEPGD	; point to FLASH program memory
	BSF	EECON1,WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
	MOVWF	EECON2	; write 55H
Required	MOVLW	AAh	
Sequence	MOVWF	EECON2	; write AAH
	BSF	EECON2,WR	; start erase (CPU stall)
	NOP	·	
	BSF	INTCON, GIE	; re-enable interrupts
			-

## 5.5 Writing to FLASH Program Memory

The minimum programming block is 4 words or 8 bytes. Word or byte programming is not supported.


Table Writes are used internally to load the holding registers needed to program the FLASH memory. There are 8 holding registers used by the Table Writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction has to be executed 8 times for each programming operation. All of the Table Write operations will essentially be short writes, because only the holding registers are written. At the end of updating 8 registers, the EECON1 register must be written to, to start the programming operation with a long write.

The long write is necessary for programming the internal FLASH. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

#### FIGURE 5-5: TABLE WRITES TO FLASH PROGRAM MEMORY



# 5.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer with address being erased.
- 4. Do the row erase procedure.
- 5. Load Table Pointer with address of first byte being written.
- 6. Write the first 8 bytes into the holding registers with auto-increment.
- 7. Set EEPGD bit to point to program memory, and set WREN to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Execute a NOP.
- 14. Re-enable interrupts.
- 15. Repeat steps 6-14 seven times, to write 64 bytes.
- 16. Verify the memory (Table Read).

This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 5-3.

#### EXAMPLE 5-3: WRITING TO FLASH PROGRAM MEMORY

	0.		0010	
	MOVLW	D'64	;	number of bytes in erase block
	MOVWF	COUNTER		
	MOVLW		;	point to buffer
	MOVWF	FSROH		
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF MOVLW	FSROL		Load TBLPTR with the base
	MOVIW	CODE_ADDR_UPPER TBLPTRU		address of the memory block
	MOVLW	CODE ADDR HIGH	,	dualebb of the memory brock
	MOVWF	TBLPTRH		
	MOVLW	CODE ADDR LOW		
	MOVWF	TBLPTRL		
READ_BLOCK				
	TBLRD*+			read into TABLAT, and inc
	MOVFW			get data
	MOVWF	POSTINC0	-	store data
		COUNTER	-	done?
	GOTO	READ_BLOCK	;	repeat
MODIFY_WORI				neint to huffer
	MOVLW	DATA_ADDR_HIGH FSR0H	;	point to buffer
	MOVWF MOVLW			
	MOVIW	DATA_ADDR_LOW FSR0L		
	MOVLW	NEW DATA LOW		update buffer word
	MOVWF	POSTINC0	,	apaace barrer word
	MOVLW	NEW DATA HIGH		
	MOVWF	INDF0		
ERASE BLOCH	X			
_	MOVLW	CODE_ADDR_UPPER	;	load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the memory block
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
	BSF	EECON1,EEPGD		point to FLASH program memory
	BSF	EECON1, WREN		enable write to memory
	BSF	EECON1, FREE		enable Row Erase operation
	BCF MOVLW	INTCON,GIE 55h	;	disable interrupts
	MOVLW MOVWF	EECON2		write 55H
	MOVUN	AAh	,	WIICE 55h
	MOVIW	EECON2		write AAH
	BSF	EECON1,WR	,	start erase (CPU stall)
	NOP	- ,	,	
	BSF	INTCON, GIE	;	re-enable interrupts
	TBLRD*-			dummy read decrement
WRITE_BUFF	ER_BACK			
	MOVLW	8	;	number of write buffer groups of 8 bytes
	MOVWF	COUNTER_HI		
	MOVLW	BUFFER_ADDR_HIGH	;	point to buffer
	MOVWF	FSROH		
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
PROGRAM_LOO		0		number of bottom in helding undertain
	MOVLW	8 COUNTER	;	number of bytes in holding register
מסדיים שיירסש	MOVWF	COUNTER		
WRITE_WORD_	_TO_HREG MOVFW	S POSTINCO		get low byte of buffer data
	MOVFW	TABLAT		present data to table latch
	TBLWT+*			write data, perform a short write
				to internal TBLWT holding register.
	DECFSZ	COUNTER		loop until buffers are full
	GOTO	WRITE_WORD_TO_HREGS		

EXAMPLE 5-3:	WRITING TO FLAS	SH PROGRAM MEMORY (CONTINUED)	
PROGRAM_MEMORY			
BSF	EECON1, EEPGD	; point to FLASH program memory	
BSF	EECON1,WREN	; enable write to memory	
BCF	INTCON,GIE	; disable interrupts	
MOVLW	55h		
MOVWF	EECON2	; write 55H	
MOVLW	AAh		
MOVWF	EECON2	; write AAH	
BSF	EECON1,WR	; start program (CPU stall)	
NOP			
BSF	INTCON, GIE	; re-enable interrupts	
DECFSZ	COUNTER_HI	; loop until done	
GOTO P	ROGRAM_LOOP		
BCF	EECON1,WREN	; disable write to memory	
1			

#### EXAMPLE 5-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

#### 5.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

#### 5.5.3 MAXIMIZING ENDURANCE

For applications that will exceed 10% of the minimum specified cell endurance (parameters D120 and D120A), every location should be refreshed within intervals not exceeding 1/10 of this specified cell endurance. Please refer to AN790 (DS00790) for more details.

# 5.5.4 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected RESET, the memory location just programmed should be verified and reprogrammed if needed.The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, users can check the WRERR bit and rewrite the location.

# 5.5.5 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to FLASH program memory, the write initiate sequence must also be followed. See "Special Features of the CPU" (Section 19.0) for more detail.

#### 5.6 FLASH Program Operation During Code Protection

See "Special Features of the CPU" (Section 19.0) for details on code protection of FLASH program memory.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
FF8h	TBLPTRU	-	_	bit21	0	Memory T R<20:16>)	00 0000	00 0000			
FF7h	TBPLTRH	Program I	Memory Ta	able Pointe	er High B	yte (TBLP	ΓR<15:8>)			0000 0000	0000 0000
FF6h	TBLPTRL	Program I	Memory Ta	able Pointe	er High B	yte (TBLP	ΓR<7:0>)			0000 0000	0000 0000
FF5h	TABLAT	Program I	Memory Ta	able Latch						0000 0000	0000 0000
FF2h	INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
FA7h	EECON2	EEPROM	Control R	egister2 (	not a phy	sical regist	er)			—	_
FA6h	EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
FA2h	IPR2	_	_	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1 1111	1 1111
FA1h	PIR2	_	_	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	0 0000
FA0h	PIE2	_	_	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	0 0000

#### TABLE 5-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

 $\label{eq:legend: constraint} \mbox{Legend: } x = \mbox{unknown}, \mbox{u} = \mbox{unchanged}, \mbox{r} = \mbox{reserved}, \mbox{-} = \mbox{unimplemented read as '0'}.$ 

Shaded cells are not used during FLASH/EEPROM access.

# PIC18FXX2

NOTES:

# 6.0 DATA EEPROM MEMORY

The Data EEPROM is readable and writable during normal operation over the entire VDD range. The data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFR).

There are four SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEADR

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. These devices have 256 bytes of data EEPROM with an address range from 0h to FFh.

The EEPROM data memory is rated for high erase/ write cycles. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip to chip. Please refer to parameter D122 (Electrical Characteristics, Section 22.0) for exact limits.

# 6.1 EEADR

The address register can address up to a maximum of 256 bytes of data EEPROM.

# 6.2 EECON1 and EECON2 Registers

EECON1 is the control register for EEPROM memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the EEPROM write sequence.

Control bits RD and WR initiate read and write operations, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at the completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), due to the RESET condition forcing the contents of the registers to zero.

**Note:** Interrupt flag bit, EEIF in the PIR2 register, is set when write is complete. It must be cleared in software.

REGISTER 6-1:	EECON1 REGISTER (ADDRESS FA6h)
---------------	--------------------------------

<ul> <li>bit 7 EEPGD: FLASH Program or Data EEPROM Memory Select bit <ol> <li>Access Program FLASH memory</li> <li>Access Data EEPROM memory</li> <li>Access Data EEPROM memory</li> </ol> </li> <li>bit 6 CFGS: FLASH Program/Data EE or Configuration Select bit <ol> <li>Access Configuration or Calibration registers</li> <li>Access Program FLASH or Data EEPROM memory</li> </ol> </li> <li>bit 5 Unimplemented: Read as '0' <ol> <li>FREE: FLASH Row Erase Enable bit</li> <li>Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)</li> <li>Perform write only</li> </ol> </li> <li>bit 3 WRERR: EEPROM Error Flag bit <ol> <li>A write operation is prematurely terminated <ol> <li>(any MCLR or any WDT Reset during self-timed programming in normal operation)</li> <li>The write operation completed</li> </ol> </li> <li>Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.</li> </ol></li></ul> <li>bit 2 WREN: EEPROM Write Enable bit <ol> <li>Allows write cycles</li> <li>Inhibits write to the EEPROM</li> <li>Wre: Write Control bit</li> </ol> </li> <li>Inhibits write to the EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>Write cycle to the EEPROM is complete</li>		R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0		
<ul> <li>bit 7 EEPGD: FLASH Program or Data EEPROM Memory Select bit</li> <li>1 = Access Program FLASH memory</li> <li>0 = Access Data EEPROM memory</li> <li>0 = Access Data EEPROM memory</li> <li>0 = Access Configuration or Calibration registers</li> <li>0 = Access Program FLASH or Data EEPROM memory</li> <li>bit 5 Unimplemented: Read as '0'</li> <li>1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)</li> <li>0 = Perform write only</li> <li>bit 3 WRERR: EEPROM Error Flag bit</li> <li>1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation)</li> <li>0 = The write operation completed</li> <li>Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.</li> <li>bit 2 WREN: EEPROM Write Enable bit</li> <li>1 = Allows write cycles</li> <li>0 = Inhibits write to the EEPROM</li> <li>bit 1 WR: Write Control bit</li> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>bit 0 RD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Reed takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul>		EEPGD	EEFS	—	FREE	WRERR	WREN	WR	RD		
<ul> <li>1 = Access Program FLASH memory</li> <li>0 = Access Data EEPROM memory</li> <li>0 = Access Data EEPROM memory</li> <li>0 = Access Data EEPROM memory</li> <li>0 = Access Configuration or Calibration registers</li> <li>0 = Access Program FLASH or Data EEPROM memory</li> <li>0 = Access Program FLASH or Data EEPROM memory</li> <li>0 = Access Program FLASH or Data EEPROM memory</li> <li>0 = Access Program FLASH or Data EEPROM memory</li> <li>0 = Access Program FLASH or Data EEPROM memory</li> <li>0 = Access Program FLASH or Data EEPROM memory</li> <li>0 = TREE: FLASH Row Erase Enable bit</li> <li>1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)</li> <li>0 = Perform write only</li> <li>0 = The write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation)</li> <li>0 = The write operation completed</li> <li>Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.</li> <li>0 = UNREN: EEPROM Write Enable bit</li> <li>1 = Allows write cycles</li> <li>0 = Inhibits write to the EEPROM</li> <li>0 = Write cycles to the EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM read</li> <li>0 = Write cycle to the EEPROM read</li> <li>0 = Read Control bit</li> <li>1 = Initiates an EEPROM read</li> <li>(Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul>		bit 7							bit 0		
<ul> <li>0 = Access Data EEPROM memory</li> <li>0 = Access Data EEPROM memory</li> <li>of CFGS: FLASH Program/Data EE or Configuration Select bit</li> <li>1 = Access Program FLASH or Data EEPROM memory</li> <li>0 = Access Program FLASH or Data EEPROM memory</li> <li>0 = Access Program FLASH or Data EEPROM memory</li> <li>0 = The Program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)</li> <li>0 = Perform write only</li> <li>0 = The write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation)</li> <li>0 = The write operation completed</li> <li>Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.</li> <li>wit 2 WREN: EEPROM Write Enable bit</li> <li>1 = Allows write cycles</li> <li>0 = Inhibits write to the EEPROM</li> <li>wit 1 WR: Write Control bit</li> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>MD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. Db bit can only be set (not cleared) in software. Db bit can only be set (not cleared) in software.</li> <li>0 = Does not initiate an EEPROM read</li> <li>(Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit can only be set (not cleared) in software.</li> </ul>	oit 7	EEPGD: FLASH Program or Data EEPROM Memory Select bit									
<ul> <li>1 = Access Configuration or Calibration registers 0 = Access Program FLASH or Data EEPROM memory 1 = Access Program FLASH or Data EEPROM memory 1 = Access Program FLASH or Data EEPROM memory 1 = FREE: FLASH Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only 1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation) 0 = The write operation completed Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition. 1 = Allows write cycles 0 = Inhibits write to the EEPROM 1 = Allows write cycles 0 = Inhibits write to the EEPROM 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) 0 = Does not initiate an EEPROM read </li> </ul>			•		•						
<ul> <li>0 = Access Program FLASH or Data EEPROM memory</li> <li>Unimplemented: Read as '0'</li> <li>FREE: FLASH Row Erase Enable bit</li> <li>1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)</li> <li>0 = Perform write only</li> <li>0 = Perform write only</li> <li>WRERR: EEPROM Error Flag bit</li> <li>1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation)</li> <li>0 = The write operation completed</li> <li>Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.</li> <li>wreth: EEPROM Write Enable bit</li> <li>1 = Allows write cycles</li> <li>0 = Inhibits write to the EEPROM</li> <li>WR: Write Control bit</li> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>bit 0</li> <li>RD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul>	oit 6	CFGS: FL/	ASH Program	m/Data EE c	or Configura	tion Select b	it				
<ul> <li>FREE: FLASH Row Erase Enable bit</li> <li>1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)</li> <li>0 = Perform write only</li> <li>WRERR: EEPROM Error Flag bit</li> <li>1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation)</li> <li>0 = The write operation completed</li> <li>Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.</li> <li>wreth: EEPROM Write Enable bit</li> <li>1 = Allows write cycles</li> <li>0 = Inhibits write to the EEPROM</li> <li>WR: Write Control bit</li> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>bit 0</li> <li>RD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul>											
<ul> <li>1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)</li> <li>0 = Perform write only</li> <li>WRERR: EEPROM Error Flag bit</li> <li>1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation)</li> <li>0 = The write operation completed</li> <li>Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.</li> <li>WREN: EEPROM Write Enable bit</li> <li>1 = Allows write cycles</li> <li>0 = Inhibits write to the EEPROM</li> <li>Wit 2 WRE: Write Control bit</li> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>Dit 0 RD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul>	oit 5	Unimplem	ented: Rea	d as '0'							
<ul> <li>(cleared by completion of erase operation)</li> <li>0 = Perform write only</li> <li>0 = Perform write only</li> <li>0 = The write operation is prematurely terminated <ul> <li>(any MCLR or any WDT Reset during self-timed programming in normal operation)</li> <li>0 = The write operation completed</li> </ul> </li> <li>Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.</li> <li>0 = Inhibits write cycles</li> <li>0 = Inhibits write to the EEPROM</li> <li>0 = Inhibits write to the EEPROM erase/write cycle or a program memory erase cycle or write cycle. <ul> <li>(The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> </ul> </li> <li>0 = Write cycle to the EEPROM is complete</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>0 = Write cycle to the EEPROM read <ul> <li>(Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul> </li> </ul>	oit 4	FREE: FLA	SH Row Er	ase Enable	bit						
<ul> <li>1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation)</li> <li>0 = The write operation completed</li> <li>Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.</li> <li>wreen: EEPROM Write Enable bit</li> <li>1 = Allows write cycles</li> <li>0 = Inhibits write to the EEPROM</li> <li>write Write Control bit</li> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>Dit 0</li> <li>RD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul>		(cleare	d by comple				on the nex	t WR comm	and		
<ul> <li>1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation)</li> <li>0 = The write operation completed</li> <li>Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.</li> <li>wren: EEPROM Write Enable bit</li> <li>1 = Allows write cycles</li> <li>0 = Inhibits write to the EEPROM</li> <li>wr: Write Control bit</li> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>MD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul>	oit 3	WRERR: E	EPROM Er	ror Flag bit							
<ul> <li>Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.</li> <li>WREN: EEPROM Write Enable bit         <ol> <li>Allows write cycles</li> <li>Inhibits write to the EEPROM</li> </ol> </li> <li>WR: Write Control bit         <ol> <li>Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>Write cycle to the EEPROM is complete</li> </ol> </li> <li>MD: Read Control bit         <ol> <li>Initiates an EEPROM read                       (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li></ol></li></ul>		(any M	CLR or any	WDT Reset			mming in n	ormal opera	tion)		
of the error condition. bit 2 WREN: EEPROM Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM bit 1 WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) 0 = Does not initiate an EEPROM read			•	•	e FFPGD (	or FRFF hits	are not clea	ared This all	ows tracing		
<ul> <li>1 = Allows write cycles</li> <li>0 = Inhibits write to the EEPROM</li> <li>WR: Write Control bit</li> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>bit 0</li> <li>RD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul>									ows tracing		
<ul> <li>0 = Inhibits write to the EEPROM</li> <li>WR: Write Control bit</li> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>Dit 0</li> <li>RD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul>	oit 2	WREN: EE	PROM Writ	e Enable bit							
<ul> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>bit 0</li> <li>RD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul>											
<ul> <li>(The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> <li>bit 0</li> <li>RD: Read Control bit</li> <li>1 = Initiates an EEPROM read <ul> <li>(Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul> </li> </ul>	oit 1	WR: Write	Control bit								
<ul> <li>1 = Initiates an EEPROM read         <ul> <li>(Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> <li>0 = Does not initiate an EEPROM read</li> </ul> </li> </ul>		<ul> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> </ul>									
(Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) 0 = Does not initiate an EEPROM read	oit 0	RD: Read	Control bit								
		(Read t	akes one cy	cle. RD is cl			RD bit can c	only be set (r	not cleared)		
Lagend:		0 = Does n	ot initiate ar	EEPROM I	read						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 6.3 Reading the Data EEPROM Memory

EVAMOLE 6 4.

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit RD

DATA EEDDOM DEAD

(EECON1<0>). The data is available for the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

	ANTE OIL	DATA EEPKU	VI READ
Γ	MOVLW	DATA_EE_ADDR	;
	MOVWF	EEADR	; Data Memory Address to read
	BCF	EECON1, EEPGD	; Point to DATA memory
	BSF	EECON1, RD	; EEPROM Read
	MOVF	EEDATA, W	; $W = EEDATA$

# 6.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. Then the sequence in Example 6-2 must be followed to initiate the write cycle.

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, EECON1, EEADR and EDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Write Complete Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

	MOVLW	DATA_EE_ADDR	;	
	MOVWF	EEADR	;	Data Memory Address to write
	MOVLW	DATA_EE_DATA	;	
	MOVWF	EEDATA	;	: Data Memory Value to write
	BCF	EECON1, EEPGD	;	Point to DATA memory
	BSF	EECON1, WREN	;	: Enable writes
	BCF	INTCON, GIE	;	Disable Interrupts
	MOVLW	55h	;	
Required	MOVWF	EECON2	;	: Write 55h
Sequence	MOVLW	AAh	;	
	MOVWF	EECON2	;	: Write AAh
	BSF	EECON1, WR	;	: Set WR bit to begin write
	BSF	INTCON, GIE	;	Enable Interrupts
	SLEEP		;	Wait for interrupt to signal write complete
	BCF	EECON1, WREN	;	Disable writes

EXAMPLE 6-2: DATA EEPROM WRITE

## 6.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

#### 6.5.1 MAXIMIZING ENDURANCE

For applications that will exceed 10% of the minimum specified cell endurance (parameters D130 and D130A), every location should be refreshed within intervals not exceeding 1/10 of this specified cell endurance. Please refer to AN790 (DS00790) for more details.

## 6.6 **Protection Against Spurious Write**

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

## 6.7 Operation during Code Protect

Data EEPROM memory has its own code protect mechanism. External Read and Write operations are disabled if either of these mechanisms are enabled.

The microcontroller itself can both read and write to the internal Data EEPROM, regardless of the state of the code protect configuration bit. Refer to "Special Features of the CPU" (Section 19.0) for additional information.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
FF2h	INTCON	GIE/ GIEH	PEIE/ GIEL	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
FA9h	EEADR	EEPRON	Address	Register						0000 0000	0000 0000
FA8h	EEDATA	EEPRON	l Data Reg	gister						0000 0000	0000 0000
FA7h	EECON2	EEPRON	I Control F	Register2	(not a phy	sical regis	ter)			—	—
FA6h	EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
FA2h	IPR2	_	_	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1 1111	1 1111
FA1h	PIR2	—	_	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	0 0000
FA0h	PIE2	—	_	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	0 0000

#### TABLE 6-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'. Shaded cells are not used during FLASH/EEPROM access.

# 7.0 8 X 8 HARDWARE MULTIPLIER

## 7.1 Introduction

An 8 x 8 hardware multiplier is included in the ALU of the PIC18FXX2 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register. Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 7-1 shows a performance comparison between enhanced devices using the single cycle hardware multiply, and performing the same function without the hardware multiply.

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 µs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 µs	
16 x 16 uppigned	Without hardware multiply	21	242	24.2 μs	96.8 µs	242 μs	
16 x 16 unsigned	Hardware multiply	24	24	2.4 μs	9.6 μs	24 μs	
16 x 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 µs	
	Hardware multiply	36	36	3.6 µs	14.4 μs	36 µs	

# TABLE 7-1: PERFORMANCE COMPARISON

# 7.2 Operation

Example 7-1 shows the sequence to do an  $8 \times 8$  unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 7-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

## EXAMPLE 7-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MULWF ARG2 ; ARG1 * ARG2 ->	
· · · · · · · · ·	
; PRODH:PRODL	

## EXAMPLE 7-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVF	ARG1,	W	
MULWF	ARG2		; ARG1 * ARG2 ->
			; PRODH:PRODL
BTFSC	ARG2,	SB	; Test Sign Bit
SUBWF	PRODH,	F	; PRODH = PRODH
			; - ARG1
MOVF	ARG2,	W	
BTFSC	ARG1,	SB	; Test Sign Bit
SUBWF	PRODH,	F	; PRODH = PRODH
			; – ARG2

Example 7-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 7-1 shows the algorithm that is used. The 32-bit result is stored in four registers, RES3:RES0.

#### EQUATION 7-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0 = ARG1H:ARG1L • ARG2H:ARG2L

=  $(ARG1H \bullet ARG2H \bullet 2^{16}) +$ 

- $(ARG1H \bullet ARG2L \bullet 2^8) +$ 
  - $(ARG1L \bullet ARG2H \bullet 2^8) +$
  - (ARG1L ARG2L)

# PIC18FXX2

#### EXAMPLE 7-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L,	W		
	MULWF				ARG1L * ARG2L ->
					PRODH:PRODL
	MOVFF	PRODH,	RES1		TRODITITIODE
	MOVFF				
	110 1 1	110001,	ICED 0	'	
'	MOVF	ARG1H,	W		
	MULWF				ARG1H * ARG2H ->
					PRODH: PRODL
	MOVFF	PRODH,	RES3	;	TRODITITIODE
	MOVFF	-			
	110 1 1	110001,	10002	'	
'	MOVF	ARG1L,	W		
	MULWF				ARG1L * ARG2H ->
	пошиг	1110211		'	PRODH:PRODL
	MOVF	PRODL,	W	;	TRODE
	ADDWF	RES1,			Add cross
		PRODH,			products
		RES2,		;	produces
	CLRF	-		;	
		RES3,	F	;	
;		,	-	'	
,	MOVF	ARG1H,	W	;	
	MULWF	-			ARG1H * ARG2L ->
				'	PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF	RES1,			Add cross
		PRODH,			products
		RES2,		;	<u>r</u>
	CLRF	-		;	
	ADDWFC	RES3,	F	;	
		/		'	

Example 7-4 shows the sequence to do a 16 x 16 signed multiply. Equation 7-2 shows the algorithm used. The 32-bit result is stored in four registers, RES3:RES0. To account for the sign bits of the arguments, each argument pairs Most Significant bit (MSb) is tested and the appropriate subtractions are done.

#### EQUATION 7-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0

- = ARG1H:ARG1L ARG2H:ARG2L = (ARG1H • ARG2H •  $2^{16}$ ) + (ARG1H • ARG2L •  $2^{8}$ ) + (ARG1L • ARG2L •  $2^{8}$ ) + (ARG1L • ARG2L) +
  - (-1 ARG2H<7> ARG1H:ARG1L 2<sup>16</sup>) +
  - $(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

# EXAMPLE 7-4: 16 x 16 SIGNED MULTIPLY ROUTINE

	MOVF	ARG1L,	W				
	MULWF	ARG2L		;	ARG1L * ARG2L ->		
				;	PRODH:PRODL		
	MOVFF	PRODH,	RES1	;			
	MOVFF	PRODL,	RES0	;			
;							
	MOVF	ARG1H,	W				
	MULWF	ARG2H		;	ARG1H * ARG2H ->		
				;	PRODH: PRODL		
	MOVFF	PRODH,	RES3	;			
	MOVFF	PRODL,	RES2	;			
;							
	MOVF	ARG1L,	W				
	MULWF	ARG2H		;	ARG1L * ARG2H ->		
				;	PRODH:PRODL		
	MOVF	PRODL,	W	;			
	ADDWF	RES1,	F	;	Add cross		
	MOVF	PRODH,	W	;	products		
	ADDWFC		F	;	-		
	CLRF	WREG		;			
	ADDWFC	RES3,	F	;			
;							
	MOVF	ARG1H,	W	;			
	MULWF	ARG2L			ARG1H * ARG2L ->		
					PRODH:PRODL		
	MOVF	PRODL,	W	;			
	ADDWF	RES1,	F		Add cross		
	MOVF	PRODH,	W	;	products		
	ADDWFC	RES2,	F	;	-		
	CLRF	WREG		;			
	ADDWFC	RES3,	F	;			
;							
	BTFSS	ARG2H,	7	;	ARG2H:ARG2L neq?		
	BRA	SIGN AR		;	no, check ARG1		
	MOVF	ARG1L,		;			
	SUBWF	RES2		;			
	MOVF	ARG1H,	W	;			
	SUBWFB						
;							
SIGN ARG1							
	BTFSS	ARG1H,	7	;	ARG1H:ARG1L neg?		
	BRA	CONT CC			no, done		
	MOVF	ARG2L,		;			
	SUBWF	RES2		;			
	MOVF	ARG2H,	W	;			
	SUBWFB	RES3					
;							
CON	T CODE						
	-:						

## 8.0 INTERRUPTS

The PIC18FXX2 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB<sup>®</sup> IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro<sup>®</sup> mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

## PIC18FXX2





Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of

its corresponding enable bit or the global

enable bit. User software should ensure

the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature

allows for software polling.

#### 8.1 INTCON Registers

bit 7

The INTCON Registers are readable and writable registers, which contain various enable, priority and flag bits.

#### REGISTER 8-1: INTCON REGISTER

#### R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-x **GIE/GIEH** PEIE/GIEL TMR0IE **INTOIE** TMR0IF **INTOIF** RBIE RBIF bit 7 bit 0 **GIE/GIEH:** Global Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1: 1 = Enables all high priority interrupts

Note:

- 0 = Disables all high priority interrupts
- bit 6 **PEIE/GIEL:** Peripheral Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked peripheral interrupts
  - 0 = Disables all peripheral interrupts
  - When IPEN = 1:
  - 1 = Enables all low priority peripheral interrupts
  - 0 = Disables all low priority peripheral interrupts
- bit 5 **TMR0IE:** TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt
- bit 4 INTOIE: INTO External Interrupt Enable bit 1 = Enables the INTO external interrupt
  - 0 = Disables the INT0 external interrupt
- bit 3 **RBIE:** RB Port Change Interrupt Enable bit
  - 1 = Enables the RB port change interrupt
  - 0 = Disables the RB port change interrupt
- bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit
  - 1 = TMR0 register has overflowed (must be cleared in software)
  - 0 = TMR0 register did not overflow

#### bit 1 INTOIF: INTO External Interrupt Flag bit

- 1 = The INT0 external interrupt occurred (must be cleared in software)
- 0 = The INT0 external interrupt did not occur
- bit 0 **RBIF:** RB Port Change Interrupt Flag bit
  - 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
     0 = None of the RB7:RB4 pins have changed state
  - **Note:** A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## REGISTER 8-2: INTCON2 REGISTER

	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1			
	RBPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP	—	RBIP			
	bit 7							bit 0			
bit 7	RBPU: PO	ORTB Pull-up	Enable bit								
	1 = All PORTB pull-ups are disabled										
	0 = PORTB pull-ups are enabled by individual port latch values										
bit 6	INTEDG0:External Interrupt0 Edge Select bit										
	1 = Interrupt on rising edge										
	0 = Interrupt on falling edge										
bit 5	INTEDG1: External Interrupt1 Edge Select bit										
	1 = Interrupt on rising edge										
		upt on falling	•								
bit 4		: External Inte		Select bit							
		upt on rising e	•								
		upt on falling	0								
bit 3	•	nented: Read									
bit 2		TMR0 Overflo	ow Interrupt F	Priority bit							
	1 = High  p	•									
	0 = Low p	•									
bit 1	-	nented: Read									
bit 0	RBIP: RB	Port Change	Interrupt Pri	ority bit							
	1 = High p	•									
	0 <b>= Low</b> p	riority									
	Legend:										
	R = Read	able bit	W = W	ritable bit	U = Unimr	plemented b	it read as '	0'			

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### **REGISTER 8-3: INTCON3 REGISTER**

	R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
	INT2IP	INT1IP	—	INT2IE	INT1IE		INT2IF	INT1IF			
	bit 7							bit 0			
bit 7	INT2IP: IN	IT2 External li	nterrupt Prio	rity bit							
	1 = High p	riority									
	0 = Low pr	iority									
bit 6	INT1IP: INT1 External Interrupt Priority bit										
	1 = High p	riority									
	0 = Low priority										
bit 5	Unimplemented: Read as '0'										
bit 4	INT2IE: INT2 External Interrupt Enable bit										
	1 = Enables the INT2 external interrupt										
	0 = Disables the INT2 external interrupt										
bit 3	INT1IE: IN	IT1 External Ir	nterrupt Ena	ble bit							
		es the INT1 ex									
	0 = Disable	es the INT1 e	xternal interr	upt							
bit 2	Unimplem	nented: Read	as '0'								
bit 1	INT2IF: IN	IT2 External Ir	nterrupt Flag	bit							
		IT2 external ir			e cleared in	software)					
	0 = The IN	IT2 external ir	terrupt did n	ot occur							
bit 0	INT1IF: IN	T1 External Ir	nterrupt Flag	bit							
		T1 external in	•	· ·	e cleared in	software)					
	0 = The IN	IT1 external ir	terrupt did n	ot occur							
	r										
	Legend:										
	R = Reada	able bit	W = Wr	itable bit	U = Unimp	lemented	bit, read as	'0'			
	- n = Value	e at POR rese	t '1' = Bit	is set	'0' = Bit is	cleared	x = Bit is u	inknown			

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### 8.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Flag Registers (PIR1, PIR2).

- **Note 1:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).
  - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

#### REGISTER 8-4: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1 (PIR1)

	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF			
	bit 7							bit 0			
	(4)										
bit 7		Parallel Slave		•	0		,				
		l or a write op ad or write has		aken place (	must be cle	ared in soft	ware)				
bit 6	ADIF: A/D Converter Interrupt Flag bit										
Site	1 = An A/D conversion completed (must be cleared in software)										
	0 = The A/D conversion is not complete										
bit 5		ART Receive		0							
		SART receive SART receive			eared wher	n RCREG is	s read)				
bit 4		RT Transmit									
DIL 4					/ (cleared w	/hen TXRE	G is written				
	<ul> <li>1 = The USART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The USART transmit buffer is full</li> </ul>										
bit 3		aster Synchro			•						
		ansmission/re		mplete (mus	t be cleared	d in softwar	e)				
<b>h</b> :+ 0		g to transmit/									
bit 2	Capture m	CP1 Interrup	ot Flag bit								
	-	R1 register ca	pture occurre	ed (must be d	cleared in so	oftware)					
		IR1 register c	apture occur	red							
	Compare r										
	0 <b>= No TM</b>	R1 register co			iust de ciea	ired in softv	vare)				
	<u>PWM mod</u> Unused in										
bit 1	TMR2IF: 7	MR2 to PR2	Match Interr	upt Flag bit							
		to PR2 matc			ed in softwa	are)					
		IR2 to PR2 m									
bit 0		MR1 Overflo register over		-	a coftwara)						
		egister did no		De cleareu li	i soliwale)						
		5									
	Note 1:	This bit is res	erved on PIC	18F2X2 dev	ices; alway	s maintain t	this bit clear	:			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	—			EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF					
	bit 7							bit 0					
bit 7-5	Unimpleme	Unimplemented: Read as '0' EEIF: Data EEPROM/FLASH Write Operation Interrupt Flag bit											
bit 4				•									
		1 = The Write operation is complete (must be cleared in software)											
		0 = The Write operation is not complete, or has not been started											
bit 3		Collision In											
		<ul> <li>1 = A bus collision occurred (must be cleared in software)</li> <li>0 = No bus collision occurred</li> </ul>											
1.11.0													
bit 2		LVDIF: Low Voltage Detect Interrupt Flag bit											
		<ul> <li>1 = A low voltage condition occurred (must be cleared in software)</li> <li>0 = The device voltage is above the Low Voltage Detect trip point</li> </ul>											
bit 1		TMR3IF: TMR3 Overflow Interrupt Flag bit											
bit i		egister overf		•	n software)								
		egister did n	•										
bit 0	CCP2IF: CO	CPx Interrup	t Flag bit										
	Capture mo	de:											
	$1 = A TMR^2$	I register cap	oture occurre	ed (must be o	cleared in so	oftware)							
	0 <b>= No TMF</b>	R1 register ca	apture occur	red									
	Compare m												
		I register cor			nust be clea	red in soft	ware)						
		R1 register co	ompare mate	ch occurred									
	<u>PWM mode:</u> Unused in this mode												
	Undsed in t												
	Legend:							]					
	Ũ	hit	$\Lambda = \Lambda / rit$	ahla hit	II – I Inimr	lamented	hit road as	' <b>O'</b>					
	R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$												

## REGISTER 8-5: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2 (PIR2)

- n = Value at POR reset '1' = Bit is set

x = Bit is unknown

'0' = Bit is cleared

### 8.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable Registers (PIE1, PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

#### **REGISTER 8-6: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (PIE1)**

					-	-			
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	
	bit 7							bit 0	
bit 7	PSPIE <sup>(1)</sup> : F	Parallel Slav	e Port Read	d/Write Inter	rupt Enable bit				
	1 = Enables the PSP read/write interrupt								
	0 = Disable	es the PSP i	ead/write ir	nterrupt					
bit 6	ADIE: A/D	Converter I	nterrupt Ena	able bit					
	1 = Enable	s the A/D in	terrupt						
	0 = Disable	es the A/D ir	nterrupt						
bit 5	RCIE: USA	RT Receive	e Interrupt E	nable bit					
	1 = Enable	s the USAR	T receive in	nterrupt					
	0 = Disables the USART receive interrupt								
bit 4	TXIE: USA	RT Transmi	t Interrupt E	nable bit					
		s the USAR							
	0 = Disable	es the USAF	RT transmit	interrupt					
bit 3	SSPIE: Ma	ster Synchr	onous Seria	al Port Interr	upt Enable bit				
		s the MSSF	•						
	0 = Disable	es the MSSI	<sup>o</sup> interrupt						
bit 2		CP1 Interru	•	it					
		s the CCP1							
	0 = Disable	es the CCP1	interrupt						
bit 1	TMR2IE: T	MR2 to PR2	2 Match Inte	errupt Enable	e bit				
				tch interrupt					
				atch interrup	t				
bit 0	TMR1IE: T	MR1 Overfl	ow Interrupt	t Enable bit					
		s the TMR1		•					
	0 = Disable	es the TMR1	overflow ir	nterrupt					

Note 1: This bit is reserved on PIC18F2X2 devices; always maintain this bit clear.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

					•						
	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—	—		EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE			
	bit 7							bit 0			
bit 7-5	Unimplemen	ted: Read	as '0'								
bit 4	EEIE: Data E	EPROM/F	LASH Write	e Operation	nterrupt En	able bit					
	1 = Enabled 0 = Disabled										
bit 3	BCLIE: Bus (	BCLIE: Bus Collision Interrupt Enable bit									
	1 = Enabled 0 = Disabled										
bit 2	LVDIE: Low \	LVDIE: Low Voltage Detect Interrupt Enable bit									
	1 = Enabled										
	0 = Disabled										
bit 1	TMR3IE: TM	R3 Overflo	w Interrupt	Enable bit							
	1 = Enables t 0 = Disables										
bit 0	CCP2IE: CCF	2 Interrup	t Enable bit	t							
	1 = Enables t		•								
	0 = Disables	the CCP2	interrupt								
	Legend:										
	R = Readable	- hit	W = W	ritable bit	LI = LInim	nlemented	bit, read as	ʻ0'			
	- n = Value at			it is set		s cleared	x = Bit is u				
			i – Di	110 361		5 Gealed					

### **REGISTER 8-7: PERIPHERAL INTERRUPT ENABLE REGISTER 2 (PIE2)**

#### 8.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority Registers (IPR1, IPR2). The operation of the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

#### REGISTER 8-8: PERIPHERAL INTERRUPT PRIORITY REGISTER 1 (IPR1)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP			
	bit 7							bit 0			
bit 7	<b>PSPIP</b> <sup>(1)</sup> : Parallel Slave Port Read/Write Interrupt Priority bit										
	1 = High priority 0 = Low priority										
bit 6	ADIP: A/D Converter Interrupt Priority bit										
	1 = High pr										
	0 = Low priority										
bit 5			Interrupt Pr	iority bit							
	1 = High priority 0 = Low priority										
bit 4	TXIP: USA	RT Transmi	t Interrupt Pi	riority bit							
	1 = High pr	,									
	0 = Low pri	•									
bit 3	1 = High pr	•	onous Serial	Port Interru	pt Priority b	it					
	0 = Low pri	,									
bit 2	CCP1IP: C	CP1 Interru	pt Priority bi	t							
	1 = High pr	•									
	0 = Low pri	•									
bit 1	1 = High pr		2 Match Inter	rrupt Priority	bit						
	0 = Low pri	•									
bit 0	•	•	ow Interrupt	Priority bit							
	1 = High pr	,		-							
	0 = Low pri	ority									

Note 1: This bit is reserved on PIC18F2X2 devices; always maintain this bit set.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	_	_	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP			
	bit 7					•		bit 0			
bit 7-5	Unimpleme	nted: Read	l as '0'								
bit 4	EEIP: Data EEPROM/FLASH Write Operation Interrupt Priority bit 1 = High priority 0 = Low priority										
bit 3	BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority										
bit 2	LVDIP: Low Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority										
bit 1	<b>TMR3IP</b> : TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority										
bit 0	CCP2IP: CCP2 Interrupt Priority bit 1 = High priority 0 = Low priority										
	Legend:										
	R = Readabl - n = Value a			ritable bit it is set		nplemented s cleared	bit, read as x = Bit is u				

## REGISTER 8-9: PERIPHERAL INTERRUPT PRIORITY REGISTER 2 (IPR2)

## 8.5 RCON Register

The RCON register contains the bit which is used to enable prioritized interrupts (IPEN).

### REGISTER 8-10: RCON REGISTER

	R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0			
	IPEN	—		RI	TO	PD	POR	BOR			
	bit 7							bit 0			
bit 7		rrupt Priority I									
		e priority level le priority leve			( compatibili	ty mode)					
bit 6-5		ented: Read				• •					
bit 4	RI: RESET	Instruction FI	ag bit								
	For details of bit operation, see Register 4-3										
bit 3	TO: Watch	dog Time-out	Flag bit								
	For details	of bit operation	on, see Reg	ister 4-3							
bit 2	PD: Power	r-down Detect	tion Flag bit								
	For details	of bit operation	on, see Reg	ister 4-3							
bit 1	POR: Pow	er-on Reset S	Status bit								
	For details	of bit operation	on, see Reg	ister 4-3							
bit 0	BOR: Brow	wn-out Reset	Status bit								
	For details of bit operation, see Register 4-3										
	Legend:										
	R = Reada	ble bit	W = Wr	itable bit	U = Unimp	lemented	bit, read as	'0'			
	- n = Value	at POR rese	t '1' = Bit	is set	'0' = Bit is	cleared	x = Bit is ι	Inknown			

## 8.6 INT0 Interrupt

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge triggered: either rising, if the corresponding INTEDGx bit is set in the INTCON2 register, or falling, if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit INTxF is set. This interrupt can be disabled by clearing the corresponding enable bit INTxE. Flag bit INTxF must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wake-up the processor from SLEEP, if bit INTxE was set prior to going into SLEEP. If the global interrupt enable bit GIE is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

#### 8.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set flag bit TMR0IF. In 16bit mode, an overflow (FFFFh  $\rightarrow$  0000h) in the TMR0H:TMR0L registers will set flag bit TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit TMR0IP (INTCON2<2>). See Section 8.0 for further details on the Timer0 module.

## 8.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

## 8.9 Context Saving During Interrupts

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (See Section 4.3), the user may need to save the WREG, STATUS and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Example 6-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

#### EXAMPLE 8-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWF MOVFF MOVFF ; ; USER	W_TEMP STATUS, STATUS_TEMP BSR, BSR_TEMP ISR CODE	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR located anywhere
; MOVFF MOVF MOVFF	BSR_TEMP, BSR W_TEMP, W STATUS_TEMP,STATUS	; Restore BSR ; Restore WREG ; Restore STATUS

## PIC18FXX2

NOTES:

## 9.0 I/O PORTS

Depending on the device selected, there are either five ports or three ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The data latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving.

## 9.1 PORTA, TRISA and LATA Registers

PORTA is a 7-bit wide, bi-directional port. The corresponding Data Direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register reads and writes the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

The other PORTA pins are multiplexed with analog inputs and the analog VREF+ and VREF- inputs. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

**Note:** On a Power-on Reset, RA5 and RA3:RA0 are configured as analog inputs and read as '0'. RA6 and RA4 are configured as digital inputs.


The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

#### EXAMPLE 9-1: INITIALIZING PORTA


CLRF PORTA	; Initialize PORTA by ; clearing output
CLRF LATA	; data latches ; Alternate method ; to clear output : data latches
MOVLW 0x07 MOVWF ADCON1 MOVLW 0xCF	; Configure A/D ; for digital inputs ; Value used to ; initialize data ; direction
MOVWF TRISA	; Set RA<3:0> as inputs ; RA<5:4> as outputs




#### BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS



# PIC18FXX2



#### FIGURE 9-3:



### TABLE 9-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function				
RA0/AN0	bit0	TTL	Input/output or analog input.				
RA1/AN1	bit1	TTL	Input/output or analog input.				
RA2/AN2/VREF-	bit2	TTL	Input/output or analog input or VREF				
RA3/AN3/VREF+	bit3	TTL	Input/output or analog input or VREF+.				
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0. Output is open drain type.				
RA5/SS/AN4/LVDIN	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input, or low voltage detect input.				
OSC2/CLKO/RA6	bit6	TTL	OSC2 or clock output or I/O pin.				

Legend: TTL = TTL input, ST = Schmitt Trigger input

#### TABLE 9-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTA	—	RA6	RA5	RA4	RA3	RA2	RA1	RA0	-x0x 0000	-u0u 0000
LATA	_	LATA Dat	a Output R	Register			-xxx xxxx	-uuu uuuu		
TRISA	—	PORTA D	PORTA Data Direction Register						-111 1111	-111 1111
ADCON1	ADFM	ADCS2		—	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

#### 9.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register reads and writes the latched output value for PORTB.

EXAMPLE 9-2: INITIALIZING PORTB

CLRF	PORTB	; Initialize PORTB by ; clearing output
CLRF	LATB	; data latches : Alternate method
СШКГ	DAID	; to clear output
		; data latches
MOVLW	0xCF	; Value used to ; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs ; RB<7:6> as inputs
		-

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit  $\overline{\text{RBPU}}$  (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

**Note:** On a Power-on Reset, these pins are configured as digital inputs.

Four of the PORTB pins, RB7:RB4, have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit, RBIF (INTCON<0>).


This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared. The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB3 can be configured by the configuration bit CCP2MX as the alternate peripheral pin for the CCP2 module (CCP2MX='0').

FIGURE 9-4:	BLOCK DIAGRAM OF
	RB7:RB4 PINS












TABLE 9-3: PORT	<b>B</b> FUNCTIONS
-----------------	--------------------

Name	Bit#	Buffer	Function
RB0/INT0	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input0. Internal software programmable weak pull-up.
RB1/INT1	bit1	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input1. Internal software programmable weak pull-up.
RB2/INT2	bit2	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input2. Internal software programmable weak pull-up.
RB3/CCP2/INT3 <sup>(3)</sup>	bit3	TTL/ST <sup>(4)</sup>	Input/output pin, or external interrupt input3. Capture2 input/Compare2 output/PWM output when CCP2MX configuration bit is enabled. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5/PGM	bit5	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Low voltage ICSP enable pin.
RB6/PGC	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7/PGD	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

**3:** A device configuration bit selects which I/O pin the CCP2 pin is multiplexed on.

4: This buffer is a Schmitt Trigger input when configured as the CCP2 input.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTB	RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0								xxxx xxxx	uuuu uuuu
LATB	LATB Data Output Register									
TRISB	PORTB	Data Directio	on Register						1111 1111	1111 1111
INTCON	GIE/ PEIE/ TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF GIEH GIEL								0000 000x	0000 000u
INTCON2	RBPU INTEDG0 INTEDG1 INTEDG2 — TMR0IP — RBIP								1111 -1-1	1111 -1-1
INTCON3	INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF	11-0 0-00	11-0 0-00

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

### 9.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register reads and writes the latched output value for PORTC.


PORTC is multiplexed with several peripheral functions (Table 9-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register, without concern due to peripheral overrides.

RC1 is normally configured by configuration bit, CCP2MX, as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = '1').

CLRF PORTC	; Initialize PORTC by ; clearing output
CLRF LATC	; data latches ; Alternate method ; to clear output ; data latches
MOVLW 0xCF	; Value used to ; initialize data
MOVWF TRISC	; direction ; Set RC<3:0> as inputs ; RC<5:4> as outputs ; RC<7:6> as inputs

## FIGURE 9-7: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



Note: On a Power-on Reset, these pins are configured as digital inputs.

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	bit1	ST	Input/output port pin, Timer1 oscillator input, or Capture2 input/ Compare2 output/PWM output when CCP2MX configuration bit is disabled.
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and $I^2C$ modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or Data I/O ( $I^2$ C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output.
RC6/TX/CK	bit6	ST	Input/output port pin, Addressable USART Asynchronous Transmit, or Addressable USART Synchronous Clock.
RC7/RX/DT	bit7	ST	Input/output port pin, Addressable USART Asynchronous Receive, or Addressable USART Synchronous Data.

Legend: ST = Schmitt Trigger input

#### TABLE 9-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
LATC	LATC Data Output Register xxxx uuuu uuu							uuuu uuuu		
TRISC	PORTC I	PORTC Data Direction Register 1111 1111 1111 1111								

Legend: x = unknown, u = unchanged

### 9.4 PORTD, TRISD and LATD Registers

This section is applicable only to the PIC18F4X2 devices.

PORTD is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register reads and writes the latched output value for PORTD.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	On a Power-on Reset, these pins are con-
	figured as digital inputs.


PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See Section 9.6 for additional information on the Parallel Slave Port (PSP).

#### EXAMPLE 9-4: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by
		; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs

#### FIGURE 9-8:

#### PORTD BLOCK DIAGRAM IN I/O PORT MODE



#### TABLE 9-7:PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit0.
RD1/PSP1	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit1.
RD2/PSP2	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit2.
RD3/PSP3	bit3	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit3.
RD4/PSP4	bit4	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit4.
RD5/PSP5	bit5	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit5.
RD6/PSP6	bit6	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit6.
RD7/PSP7	bit7	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit7.

Legend: ST = Schmitt Trigger input, TTL = TTL input

**Note 1:** Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port mode.

TABLE 9-8: \$	SUMMARY OF REGISTERS ASSOCIATED WITH PORTD
---------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
LATD	LATD D	LATD Data Output Register xxxx uuuu uuuu								
TRISD	PORTD Data Direction Register 1111 1111 1111 1111							1111 1111		
TRISE	IBF         OBF         IBOV         PSPMODE         —         PORTE Data Direction bits         0							0000 -111	0000 -111	

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTD.

### 9.5 PORTE, TRISE and LATE Registers

This section is only applicable to the PIC18F4X2 devices.

PORTE is a 3-bit wide, bi-directional port. The corresponding Data Direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register reads and writes the latched output value for PORTE.

PORTE has three pins (RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7) which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

Register 9-1 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.


TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note:	On a Power-on Reset, these pins are con-
	figured as analog inputs.

EXAMF	PLE 9-5:		INITIALIZING PORTE
CLRF	PORTE	;	Initialize PORTE by
		;	clearing output
		;	data latches
CLRF	LATE	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	0x07	;	Configure A/D
MOVWF	ADCON1	;	for digital inputs
MOVLW	0x03	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISC	;	Set RE<0> as inputs
		;	RE<1> as outputs
		;	RE<2> as inputs

#### FIGURE 9-9:

#### PORTE BLOCK DIAGRAM IN I/O PORT MODE



**Note 1:** I/O pins have diode protection to VDD and VSS.

#### REGISTER 9-1: TRISE REGISTER

	R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
	IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0
	bit 7							bit 0
bit 7		Buffer Full S				0011		
		rd has been r		d waiting to be	read by the	e CPU		
bit 6		out Buffer Fu		t				
	1 = The סנ	utput buffer s	still holds a	previously writ	ten word			
		utput buffer h						
bit 5	-			ect bit (in micro				
		be cleared in	•	iously input wo	na nas not	been read		
	``	erflow occuri	,					
bit 4				lode Select bit				
		el Slave Port						
bit 3		al purpose l/ <b>iented:</b> Rea						
bit 2	•	E2 Direction		it.				
	1 = Input			n.				
	0 = Outpu	t						
bit 1		E1 Direction	n Control b	it				
	1 = Input							
bit 0		E0 Directior	o Control b	i+				
DILO	1 = Input			n.				
	0 = Outpu	t						
	Legend:							
	R = Reada	able bit	W =	Writable bit	U = Unim	plemented	bit, read as	ʻ0'
	- n = Value	e at POR	'1' =	Bit is set	'0' = Bit is	s cleared	x = Bit is u	nknown

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or read control input in Parallel Slave Port mode or analog input: RD
			<ul><li>1 = Not a read operation</li><li>0 = Read operation. Reads PORTD register (if chip selected).</li></ul>
RE1/WR/AN6	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or write control input in Parallel Slave Port mode or analog input: WR 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected).
RE2/CS/AN7	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or chip select control input in Parallel Slave Port mode or analog input: CS 1 = Device is not selected 0 = Device is selected

Legend: ST = Schmitt Trigger input, TTL = TTL input

**Note 1:** Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

<b>TABLE 9-10</b> :	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
---------------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTE	_	—	_			RE2	RE1	RE0	000	000
LATE	_	—	_	_	—	LATE Data	Output Reg	ister	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Da	ta Direction	bits	0000 -111	0000 -111
ADCON1	ADFM	ADCS2	—		PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTE.

## 9.6 Parallel Slave Port


The Parallel Slave Port is implemented on the 40-pin devices only (PIC18F4X2).

PORTD operates as an 8-bit wide Parallel Slave Port, or microprocessor port when control bit, PSPMODE (TRISE<4>) is set. It is asynchronously readable and writable by the external world through RD control input pin, RE0/RD and WR control input pin, RE1/WR.


It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, <u>RE1/WR</u> to be the WR input and RE2/CS to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits PCFG2:PCFG0 (ADCON1<2:0>) must be set, which will configure pins RE2:RE0 as digital I/O.


A write to the PSP occurs when both the  $\overline{CS}$  and  $\overline{WR}$  lines are first detected low. A read from the PSP occurs when both the  $\overline{CS}$  and  $\overline{RD}$  lines are first detected low.

The PORTE I/O pins become control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs), and the ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.



## FIGURE 9-11: PARALLEL SLAVE PORT WRITE WAVEFORMS





#### TABLE 9-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTD	Port Data	xxxx xxxx	uuuu uuuu							
LATD	LATD Data	a Output b	its						xxxx xxxx	uuuu uuuu
TRISD	PORTD Data Direction bits									1111 1111
PORTE	—	—	—	—	—	RE2	RE1	RE0	000	000
LATE	_	_	—		—	LATE Data	a Output bits	5	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE D	ata Directio	n bits	0000 -111	0000 -111
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IF	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
ADCON1	ADFM	ADCS2	—	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

## PIC18FXX2

NOTES:

## 10.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/ counter
- Readable and writable
- Dedicated 8-bit software programmable prescaler
- Clock source selectable to be external or internal
- Interrupt-on-overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- Edge select for external clock

Figure 10-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 10-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.


The T0CON register (Register 10-1) is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

#### REGISTER 10-1: TOCON: TIMER0 CONTROL REGISTER


	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0					
	bit 7							bit 0					
bit 7		TMR0ON: Timer0 On/Off Control bit											
		1 = Enables Timer0 0 = Stops Timer0											
bit 6	T08BIT: Tir	ner0 8-bit/16-	bit Control b	it									
		is configured is configured											
bit 5	TOCS: Time	er0 Clock Sou	rce Select b	bit									
		on on T0CKI I instruction c		LKOUT)									
bit 4	TOSE: Time	er0 Source Ed	dge Select b	it									
		ent on high-to ent on low-to-			•								
bit 3	PSA: Time	r0 Prescaler A	Assignment I	bit									
		prescaler is I prescaler is a											
bit 2-0	T0PS2:T0F	<b>°SO</b> : Timer0 F	Prescaler Se	lect bits									
	111 <b>= 1:25</b>	6 prescale va	lue										
		8 prescale va											
		prescale valu											
		prescale valu											
		prescale valu											
	001 = 1:4	prescale valu	le										
	000 = 1:2	prescale valu	le										
	Legend:							]					
	R = Readal	ole hit	W = Writ	able bit	U = Unimple	emented h	it read as '(	) <sup>,</sup>					
		at POR reset			'0' = Bit is c		x = Bit is ur						

## PIC18FXX2

#### FIGURE 10-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE







## 10.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

## 10.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, x....etc.) will clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count, but will not change the prescaler
	assignment.

#### 10.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, (i.e., it can be changed "on-the-fly" during program execution).

## 10.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IE bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

## 10.4 16-Bit Mode Timer Reads and Writes

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 10-2). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16-bits of Timer0 without having to verify that the read of the high and low byte were valid due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16-bits of Timer0 to be updated at once.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
TMR0L	Timer0 Modu		xxxx xxxx	uuuu uuuu						
TMR0H	Timer0 Modu	ule High Byte I	Register						0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	0000 000x	0000 000u
T0CON	TMR0ON	T08BIT T0CS T0SE PSA T0PS2 T0PS1 T0PS0							1111 1111	1111 1111
TRISA	—	PORTA Data	-111 1111	-111 1111						

## TABLE 10-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

## PIC18FXX2

NOTES:

## 11.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- RESET from CCP module special event trigger

Figure 11-1 is a simplified block diagram of the Timer1 module.

Register 11-1 details the Timer1 control register. This register controls the operating mode of the Timer1 module, and contains the Timer1 oscillator enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit TMR1ON (T1CON<0>).

#### REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	RD16		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N				
	bit 7							bit 0				
bit 7		RD16: 16-bit Read/Write Mode Enable bit										
					one 16-bit oper							
bit 6		•			wo 8-bit opera	uons						
	Unimplem				aala Calaat hii	10						
bit 5-4	11 = 1:8 P		-	It Clock Pres	cale Select bi	IS						
	11 = 1.6 P 10 = 1:4 P											
	01 = 1:2 P											
	00 = 1:1 P	rescale va	lue									
bit 3	T1OSCEN	: Timer1 C	Scillator Ena	ble bit								
			is enabled									
			is shut-off	dhack resiste	or are turned o	off to elimina	te nower dra	ain				
bit 2					onization Sele							
Dit Z	When TMF			nput Oynom								
			ze external c	lock input								
	-		ernal clock in	out								
	When TMF											
		•			ock when TMR	1CS = 0.						
bit 1			ock Source S									
	1 = Extern 0 = Interna			10SO/T13C	KI (on the risir	ng edge)						
bit 0	TMR1ON:	Timer1 Or	n bit									
	1 = Enable											
	0 = Stops	Timer1										
	Legend:											
	R = Reada			Writable bit		•	bit, read as					
	- n = Value	e at POR re	eset '1' =	Bit is set	'0' = Bit is	s cleared	x = Bit is ι	Inknown				

## 11.1 Timer1 Operation

Timer1 can operate in one of these modes:


- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).


When TMR1CS = 0, Timer1 increments every instruction cycle. When TMR1CS = 1, Timer1 increments on every rising edge of the external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and the pins are read as '0'.

Timer1 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 14.0).







## FIGURE 11-1: TIMER1 BLOCK DIAGRAM

# 11.2 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 11-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

#### TABLE 11-1: CAPACITOR SELECTION FOR THE ALTERNATE OSCILLATOR

Osc Type	Freq	C1	C2			
LP	32 kHz	TBD <sup>(1)</sup>	(TBD(1)			
	Crystal to	be Tested:				
32.768 kHz	Epson C-00	1R32.768K-A	€ 120 PPM			
<ol> <li>Note 1: Microchip suggests 33 pF as a starting point in validating the oscillator circuit.</li> <li>2: Higher capacitance increases the stability of the oscillator but also increases the start-up time.</li> <li>3: Since each tesonator/crystal has its own characteristics, the user should consult the</li> </ol>						
resonator/crystal manufacturer for appro- priate values of external components. 4: Capacitor values are for design guidance only.						

# 11.3 Timer1 Interrupt

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/ clearing TMR1 interrupt enable bit, TMR1IE (PIE1<0>).

# 11.4 Resetting Timer1 using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The special event triggers from the CO	CP1			
	module will not set interrupt flag	bit			
	TMR1IF (PIR1<0>).				

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

# 11.5 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 11-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16-bits of Timer1 without having to determine whether a read of the high byte followed by a read of the low byte is valid, due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 high byte buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

#### **REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER TABLE 11-2:**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,		all o	ie on other SETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000	0000	0000	0000
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register						xxxx	xxxx	uuuu	uuuu		
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							xxxx	xxxx	uuuu	uuuu	
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00	0000	u-uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module. Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

# 12.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register shown in Register 12-1. Timer2 can be shut-off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption. Figure 12-1 is a simplified block diagram of the Timer2 module. Register 12-1 shows the Timer2 control register. The prescaler and postscaler selection of Timer2 are controlled by this register.

# 12.1 Timer2 Operation

Timer2 can be used as the PWM time-base for the PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device RESET. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device RESET (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

# REGISTER 12-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

### bit 7 Unimplemented: Read as '0'

bit 6-3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscal	е
0001 = 1:2 Postscal	е

- •
- •


bit 2

- 1111 = 1:16 Postscale
- TMR2ON: Timer2 On bit
  - 1 = Timer2 is on
  - 0 = Timer2 is off
- bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
  - 00 = Prescaler is 1
  - 01 = Prescaler is 4
  - 1x = Prescaler is 16

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 12.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.



#### FIGURE 12-1: TIMER2 BLOCK DIAGRAM

# 12.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module, which optionally uses it to generate the shift clock.

TABLE 12-1:	REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TMR2	Timer2 Module Register							0000 0000	0000 0000	
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
PR2	Timer2 Period Register							1111 1111	1111 1111	

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

# 13.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR3H and TMR3L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- RESET from CCP module trigger

Figure 13-1 is a simplified block diagram of the Timer3 module.

Register 13-1 shows the Timer3 control register. This register controls the operating mode of the Timer3 module and sets the CCP clock source.

Register 11-1 shows the Timer1 control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 oscillator enable bit (T1OSCEN), which can be a clock source for Timer3.

# REGISTER 13-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

bit 7	RD16: 16-bit Read/Write Mode Enable bit
	<ul> <li>1 = Enables register Read/Write of Timer3 in one 16-bit operation</li> <li>0 = Enables register Read/Write of Timer3 in two 8-bit operations</li> </ul>
bit 6-3	<b>T3CCP2:T3CCP1:</b> Timer3 and Timer1 to CCPx Enable bits 1x = Timer3 is the clock source for compare/capture CCP modules 01 = Timer3 is the clock source for compare/capture of CCP2, Timer1 is the clock source for compare/capture of CCP1 00 = Timer1 is the clock source for compare/capture CCP modules
bit 5-4	<b>T3CKPS1:T3CKPS0</b> : Timer3 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value
bit 2	T3SYNC: Timer3 External Clock Input Synchronization Control bit         (Not usable if the system clock comes from Timer1/Timer3)         When TMR3CS = 1:         1 = Do not synchronize external clock input         0 = Synchronize external clock input         When TMR3CS = 0:         This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.
bit 1	<pre>TMR3CS: Timer3 Clock Source Select bit 1 = External clock input from Timer1 oscillator or T1CKI     (on the rising edge after the first falling edge) 0 = Internal clock (Fosc/4)</pre>
bit 0	TMR3ON: Timer3 On bit 1 = Enables Timer3 0 = Stops Timer3
	Legend:
	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'0' = Bit is cleared

- n = Value at POR reset '1' = Bit is set

x = Bit is unknown

# 13.1 Timer3 Operation

Timer3 can operate in one of these modes:


- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>).


When TMR3CS = 0, Timer3 increments every instruction cycle. When TMR3CS = 1, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and the pins are read as '0'.

Timer3 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 13.0).



# FIGURE 13-2: TIMER3 BLOCK DIAGRAM CONFIGURED IN 16-BIT READ/WRITE MODE



# FIGURE 13-1: TIMER3 BLOCK DIAGRAM

# 13.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. The oscillator is a low power oscillator rated up to 200 KHz. See Section 11.0 for further details.

# 13.3 Timer3 Interrupt

The TMR3 Register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled/disabled by setting/clearing TMR3 interrupt enable bit, TMR3IE (PIE2<1>).

# 13.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3.

Note:	The special event triggers from the CCP
	module will not set interrupt flag bit,
	TMR3IF (PIR1<0>).

Timer3 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this RESET operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer3.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	0000 000x	0000 000u
PIR2	—	_	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	0 0000
PIE2	—	_	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	0 0000
IPR2	—	_	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1 1111	1 1111
TMR3L	Holding R	egister for t	he Least Sig	gnificant Byt	e of the 16-b	oit TMR3 Re	gister		xxxx xxxx	uuuu uuuu
TMR3H	Holding Register for the Most Significant Byte of the 16-bit TMR3 Register					xxxx xxxx	uuuu uuuu			
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	u-uu uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu

# TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

NOTES:

# 14.0 CAPTURE/COMPARE/PWM (CCP) MODULES

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit Capture register, as a 16-bit Compare register or as a PWM Master/Slave Duty Cycle register. Table 14-1 shows the timer resources of the CCP module modes. The operation of CCP1 is identical to that of CCP2, with the exception of the special event trigger. Therefore, operation of a CCP module in the following sections is described with respect to CCP1.

Table 14-2 shows the interaction of the CCP modules.

# REGISTER 14-1: CCP1CON REGISTER/CCP2CON REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit1 and bit0

Capture mode: Unused

Compare mode: Unused

PWM mode:

These bits are the two LSbs (bit1 and bit0) of the 10-bit PWM duty cycle. The upper eight bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.

#### bit 3-0 CCPxM3:CCPxM0: CCPx Mode Select bits

- 0000 = Capture/Compare/PWM disabled (resets CCPx module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode,

Initialize CCP pin Low, on compare match force CCP pin High (CCPIF bit is set)

- 1001 = Compare mode, Initialize CCP pin High, on compare match force CCP pin Low (CCPIF bit is set)
   1010 = Compare mode.
- Generate software interrupt on compare match (CCPIF bit is set, CCP pin is unaffected) 1011 = Compare mode,
  - Trigger special event (CCPIF bit is set)
- 11xx = PWM mode

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 14.1 CCP1 Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

# TABLE 14-1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

# 14.2 CCP2 Module

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

# TABLE 14-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	TMR1 or TMR3 time-base. Time-base can be different for each CCP.
Capture	Compare	The compare could be configured for the special event trigger, which clears either TMR1 or TMR3 depending upon which time-base is used.
Compare	Compare	The compare(s) could be configured for the special event trigger, which clears TMR1 or TMR3 depending upon which time-base is used.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

# 14.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on pin RC2/CCP1. An event is defined as one of the following:

- every falling edge
- · every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set; it must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

### 14.3.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 is configured as an out-
	put, a write to the port can cause a capture
	condition.

# 14.3.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (either Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register.

# 14.3.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

### 14.3.4 CCP PRESCALER


There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 14-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

# EXAMPLE 14-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON, F	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP1CON	;	Load CCP1CON with
		;	this value





# 14.4 Compare Mode

In Compare mode, the 16-bit CCPR1 (CCPR2) register value is constantly compared against either the TMR1 register pair value, or the TMR3 register pair value. When a match occurs, the RC2/CCP1 (RC1/CCP2) pin is:

- driven High
- driven Low
- toggle output (High to Low or Low to High)
- · remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP2M3:CCP2M0). At the same time, interrupt flag bit CCP1IF (CCP2IF) is set.

#### 14.4.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRISC bit.

Note:	Clearing the CCP1CON register will force
	the RC2/CCP1 compare output latch to the
	default low level. This is not the PORTC
	I/O data latch.

# 14.4.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

#### 14.4.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

#### 14.4.4 SPECIAL EVENT TRIGGER


In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCPx resets either the TMR1 or TMR3 register pair. Additionally, the CCP2 Special Event Trigger will start an A/D conversion if the A/D module is enabled.

Note: The special event trigger from the CCP2 module will not set the Timer1 or Timer3 interrupt flag bits.

# FIGURE 14-2: COMPARE MODE OPERATION BLOCK DIAGRAM



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu PC BC	R,	all o	e on other iETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000	0000	0000	0000
TRISC	PORTC Da	ata Direction	Register						1111	1111	1111	1111
TMR1L	Holding Re	egister for the	e Least Sigr	nificant Byte	of the 16-bi	t TMR1 Reo	gister		xxxx	xxxx	uuuu	uuuu
TMR1H	Holding Re	egister for the	e Most Sign	ificant Byte	of the 16-bit	TMR1 Reg	ister		xxxx	xxxx	uuuu	uuuu
T1CON	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00	0000	u-uu	uuuu
CCPR1L	Capture/C	ompare/PWI	M Register1	(LSB)					xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/C	ompare/PWI	M Register1	(MSB)					xxxx	xxxx	uuuu	uuuu
CCP1CON	_		DC1B1	DC1B0	CCP1M3 CCP1M2 CCP1M1 CCP1M0				00	0000	00	0000
CCPR2L	Capture/C	ompare/PWI	M Register2	(LSB)					xxxx	xxxx	uuuu	uuuu
CCPR2H	Capture/C	ompare/PWI	M Register2	(MSB)					xxxx	xxxx	uuuu	uuuu
CCP2CON	_	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000
PIR2	_	_		EEIE	BCLIF	LVDIF	TMR3IF	CCP2IF	0	0000	0	0000
PIE2	_		_	EEIF	BCLIE	LVDIE	TMR3IE	CCP2IE	0	0000	0	0000
IPR2	_	_		EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1	1111	1	1111
TMR3L	Holding Register for the Least Significant Byte of the 16-bit TMR3 Register xxxx xxxx uuuu uuuu								uuuu			
TMR3H	Holding Re	egister for the	e Most Sign	ificant Byte	of the 16-bit	TMR3 Reg	ister		xxxx	xxxx	uuuu	uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000	0000	uuuu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1. **Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2x2 devices; always maintain these bits clear.

# 14.5 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 14-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 14.5.3.

#### FIGURE 14-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 14-4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 14-4: PWM OUTPUT



### 14.5.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 12.0)
	is not used in the determination of the
	PWM frequency. The postscaler could be
	used to have a servo update rate at a dif-
	ferent frequency than the PWM output.

### 14.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

```
PWM duty cycle = (CCPR1L:CCP1CON<5:4>) •
Tosc • (TMR2 prescale value)
```

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

PWM Resolution (max) = 
$$\frac{\log\left(\frac{\text{Fosc}}{\text{FPWM}}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

#### 14.5.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

# TABLE 14-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	14	12	10	8	7	6.58

#### TABLE 14-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	e on )R, )R	all o	ie on other SETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000	0000	0000	0000
TRISC	PORTC Data Direction Register								1111	1111	1111	1111
TMR2	Timer2 Module Register							0000	0000	0000	0000	
PR2	Timer2 Mo	dule Period	Register						1111	1111	1111	1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
CCPR1L	Capture/Co	ompare/PWI	M Register1	(LSB)					xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/Co	ompare/PWI	M Register1	(MSB)					xxxx	xxxx	uuuu	uuuu
CCP1CON	— — — DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0						00	0000	00	0000		
CCPR2L	Capture/Compare/PWM Register2 (LSB)								xxxx	xxxx	uuuu	uuuu
CCPR2H	Capture/Compare/PWM Register2 (MSB)								xxxx	xxxx	uuuu	uuuu
CCP2CON			DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

NOTES:

# 15.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

# 15.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)
  - Full Master mode
  - Slave mode (with general address call)

The I<sup>2</sup>C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

# 15.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual configuration bits differ significantly, depending on whether the MSSP module is operated in SPI or I<sup>2</sup>C mode.

Additional details are provided under the individual sections.

# 15.3 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received, simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL/LVDIN

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) - RA5/SS/AN4

Figure 15-1 shows the block diagram of the MSSP module when operating in SPI mode.





# 15.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

# REGISTER 15-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
	SMP	CKE	D/Ā	Р	S	R/W	UA	BF
	bit 7							bit 0
bit 7	SMP: Sam	-						
	SPI Master							
		ata sampled ata sampled						
	SPI Slave			i data outpu				
	-	be cleared v	/hen SPI is	used in Slav	e mode			
bit 6	CKE: SPI (	Clock Edge S	Select					
	When CKP							
		ansmitted or ansmitted or	• •					
	When CKP		ranny euge	501001				
		<u>ansmitted</u> or	falling edge	e of SCK				
		ansmitted or						
bit 5		Address bit						
	Used in I <sup>2</sup> C	C mode only						
bit 4	P: STOP b							
	Used in I <sup>2</sup> cleared.	C mode only	/. This bit is	cleared wh	nen the MS	SP module	is disabled	, SSPEN is
bit 3	S: START	bit						
	Used in I <sup>2</sup> C	C mode only						
bit 2		I/Write bit info	ormation					
		c mode only						
bit 1	UA: Update							
		c mode only						
bit 0		Full Status b						
		e complete, e not comple						
			, 001 DUI	is empty				
	Legend:							
	R = Reada	ble bit	W = Writab	le bit	U = Unimp	lemented bi	t, read as '0	,
	- n = Value	at POR	'1' = Bit is s	set	'0' = Bit is	cleared	x = Bit is u	nknown

#### R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 bit 7 bit 0 bit 7 WCOL: Write Collision Detect bit (Transmit mode only) 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software) $0 = No \ collision$ bit 6 SSPOV: Receive Overflow Indicator bit SPI Slave mode: 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflowNote: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. bit 5 **SSPEN:** Synchronous Serial Port Enable bit 1 = Enables serial port and configures SCK, SDO, SDI, and SS as serial port pins 0 = Disables serial port and configures these pins as I/O port pins Note: When enabled, these pins must be properly configured as input or output. bit 4 **CKP:** Clock Polarity Select bit 1 = IDLE state for clock is a high level 0 = IDLE state for clock is a low level bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin, $\overline{SS}$ pin control disabled, $\overline{SS}$ can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, $\overline{SS}$ pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4 Bit combinations not specifically listed here are either reserved, or implemented in Note: I<sup>2</sup>C mode only. Logond

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### REGISTER 15-2: SSPCON1: MSSP CONTROL REGISTER1 (SPI MODE)

# 15.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (IDLE state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the

SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 15-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

# EXAMPLE 15-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BRA	SSPSTAT, BF LOOP SSPBUF, W	;Has data been received(transmit complete)? ;No ;WREG req = contents of SSPBUF
		RXDATA	;Save in user RAM, if data is meaningful
		TXDATA, W SSPBUF	;W reg = contents of TXDATA ;New data to xmit

### 15.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers, and then set the SSPEN bit. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:


- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISC<4> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

# 15.3.4 TYPICAL CONNECTION

Figure 15-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



### FIGURE 15-2: SPI MASTER/SLAVE CONNECTION

# 15.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 15-2) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 15-3, Figure 15-5, and Figure 15-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 15-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





# 15.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in SLEEP mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from sleep.

### 15.3.7 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the  $\overline{SS}$  pin to function as an input. The Data Latch must be high. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high,

the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/ pull-down resistors may be desirable, depending on the application.


Note 1: When the SPI is in Slave mode with $\overline{SS}$
pin control enabled (SSPCON<3:0> =
0100), the SPI module will reset if the $\overline{SS}$
pin is set to VDD.


2: If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to 0. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.


To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function), since it cannot create a bus conflict.

### FIGURE 15-4: SLAVE SYNCHRONIZATION WAVEFORM









# FIGURE 15-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)

# 15.3.8 SLEEP OPERATION

In Master mode, all module clocks are halted and the transmission/reception will remain in that state until the device wakes from SLEEP. After the device returns to normal mode, the module will continue to transmit/ receive data.

In Slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in SLEEP mode and data to be shifted into the SPI transmit/receive shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device from SLEEP.

# 15.3.9 EFFECTS OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

#### 15.3.10 BUS MODE COMPATIBILITY

Table 15-1 shows the compatibility between the standard SPI modes and the states the CKP and CKE control bits.

#### TABLE 15-1: SPI BUS MODES

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

There is also a SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TRISC	PORTC Dat	ta Directior	n Register						1111 1111	1111 1111
SSPBUF	Synchronou	us Serial Po	ort Receive	Buffer/Trai	nsmit Regist	ter			xxxx xxxx	uuuu uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
TRISA	—	PORTA Data Direction Register					11 1111	11 1111		
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

# TABLE 15-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode. **Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices; always maintain these bits clear.

# 15.4 I<sup>2</sup>C Mode


The MSSP module in  $I^2C$  mode fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

#### FIGURE 15-7: MSSP BLOCK DIAGRAM (I<sup>2</sup>C MODE)



# 15.4.1 REGISTERS

The MSSP module has six registers for  $\mathsf{I}^2\mathsf{C}$  operation. These are:

- MSSP Control Register1 (SSPCON1)
- MSSP Control Register2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON, SSPCON2 and SSPSTAT are the control and status registers in  $I^2C$  mode operation. The SSPCON and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read only. The upper two bits of the SSPSTAT are read/ write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the SSP is configured in  $I^2C$  Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPADD act as the baud rate generator reload value.

In receive operations, SSPSR and SSPBUF together, create a double buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

# REGISTER 15-3: SSPSTAT: MSSP STATUS REGISTER (I<sup>2</sup>C MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7					•	•	bit
•	w Rate Contro	0. 0.1					
1 = Slew	rate control c rate control e	lisabled for s				1 MHz)	
In Master	Bus Select bi or Slave mod	le:					
	e SMBus spe le SMBus spe						
D/A: Data In Master Reserved							
	<u>node:</u> ites that the la ites that the la						
	bit Ites that a ST 9 bit was not c			d last			
Note:			ESET and wh	nen SSPEN	is cleared.		
<b>S:</b> START		rt bit has be	en detected				
Note:			SET and wh	nen SSPEN	is cleared.		
	d/Write bit Inf				lo oloaroa.		
<u>In Slave r</u> 1 = Read 0 = Write		ormation (i	e mode only	,			
Note:					ne last addres bit, STOP b		
		ess					
Note:	-	bit with SEN	, RSEN, PEI	N, RCEN, o	r ACKEN wil	l indicate if tl	ne MSSP
1 = Indica	ate Address (1 ates that the u less does not r	ser needs to	update the	address in t	the SSPADD	register	
BF: Buffe	r Full Status b	oit					
	<u>iit mode:</u> ve complete, ve not comple						
	<u>e mode:</u> transmit in pro transmit comp						
Legend:							
R = Read	able bit	W = Writab	le bit	U = Unimp	lemented bit	, read as '0'	
	e at POR	'1' = Bit is s	set	'0' = Bit is	cleared	x = Bit is ur	known

# **REGISTER 15-4:** SSPCON1: MSSP CONTROL REGISTER1 (I<sup>2</sup>C MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL  | SSPOV | SSPEN | CKP   | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started (must be cleared in software)
- 0 = No collision
- In Slave Transmit mode:
- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- $0 = No \ collision$

In Receive mode (Master or Slave modes):

This is a "don't care" bit

#### bit 6 SSPOV: Receive Overflow Indicator bit

In Receive mode:

 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)

0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode

#### bit 5 SSPEN: Synchronous Serial Port Enable bit

- 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, the SDA and SCL pins must be properly configured as input or output.

bit 4 **CKP:** SCK Release Control bit

In Slave mode:

- 1 = Release clock
- 0 = Holds clock low (clock stretch), used to ensure data setup time
- In Master mode:

Unused in this mode

#### bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

- 1111 =  $I^2C$  Slave mode, 10-bit address with START and STOP bit interrupts enabled
- 1110 =  $I^2C$  Slave mode, 7-bit address with START and STOP bit interrupts enabled
- $1011 = I^2C$  Firmware Controlled Master mode (Slave IDLE)
- 1000 = I<sup>2</sup>C Master mode, clock = Fosc / (4 \* (SSPADD+1))
- $0111 = I^2C$  Slave mode, 10-bit address
- $0110 = I^2C$  Slave mode, 7-bit address
- **Note:** Bit combinations not specifically listed here are either reserved, or implemented in SPI mode only.

#### Legend: R = Readable bit W = Writable bit U = Unimplement

- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
R = Readable bit	W = Writable bit	U = Unimplemented bit	i, read as '0'

#### SSPCON2: MSSP CONTROL REGISTER 2 (I<sup>2</sup>C MODE) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN bit 7 bit 0 bit 7 **GCEN:** General Call Enable bit (Slave mode only) 1 = Enable interrupt when a general call address (0000h) is received in the SSPSR 0 = General call address disabled bit 6 ACKSTAT: Acknowledge Status bit (Master Transmit mode only) 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave ACKDT: Acknowledge Data bit (Master Receive mode only) bit 5 1 = Not Acknowledge 0 = Acknowledge Note: Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive. bit 4 ACKEN: Acknowledge Sequence Enable bit (Master Receive mode only) 1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit. Automatically cleared by hardware. 0 = Acknowledge sequence IDLE RCEN: Receive Enable bit (Master Mode only) bit 3 1 = Enables Receive mode for $I^2C$ 0 = Receive IDLE bit 2 PEN: STOP Condition Enable bit (Master mode only) 1 = Initiate STOP condition on SDA and SCL pins. Automatically cleared by hardware. 0 = STOP condition IDLE bit 1 **RSEN:** Repeated START Condition Enabled bit (Master mode only) 1 = Initiate Repeated START condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Repeated START condition IDLE bit 0 SEN: START Condition Enabled/Stretch Enabled bit In Master mode: 1 = Initiate START condition on SDA and SCL pins. Automatically cleared by hardware. 0 = START condition IDLE In Slave mode: 1 = Clock stretching is enabled for both Slave Transmit and Slave Receive (stretch enabled) 0 = Clock stretching is disabled For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the IDLE Note: mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

**REGISTER 15-5:** 

# 15.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON<5>).

The SSPCON1 register allows control of the I<sup>2</sup>C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I<sup>2</sup>C modes to be selected:

- I<sup>2</sup>C Master mode, clock = OSC/4 (SSPADD +1)
- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address), with START and STOP bit interrupts enabled
- I<sup>2</sup>C Slave mode (10-bit address), with START and STOP bit interrupts enabled
- I<sup>2</sup>C Firmware controlled master operation, slave is IDLE

Selection of any I<sup>2</sup>C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To guarantee proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

### 15.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I<sup>2</sup>C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on START and STOP bits

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge ( $\overline{ACK}$ ) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this  $\overline{ACK}$  pulse:

- The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

# 15.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The buffer full bit BF is set.
- 3. An ACK pulse is generated.
- 4. MSSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit  $R/\overline{W}$  (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

# 15.4.3.2 Reception

When the  $R/\overline{W}$  bit of the address byte is clear and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low  $(\overline{ACK})$ .

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON1<0>=1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit CKP (SSPCON<4>). See Section 15.4.4 ("Clock Stretching"), for more detail.

### 15.4.3.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low, regardless of SEN (see "Clock Stretching", Section 15.4.4, for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 15-9).


The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the START bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.


An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.






I<sup>2</sup>C SLAVE MODE TIMING (TRANSMISSION, 7-BIT ADDRESS)







# 15.4.4 CLOCK STRETCHING

Both 7- and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

#### 15.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 15-13).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
  - 2: The CKP bit can be set in software, regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence, in order to prevent an overflow condition.

#### 15.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address, and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

**Note:** If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs, and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

# 15.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock, if the BF bit is clear. This occurs, regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 15-9).

Note 1: If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
2: The CKP bit can be set in software, regardless of the state of the BF bit.

#### 15.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence, which contains the high order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in transmit mode, and clock stretching is controlled by the BF flag, as in 7-bit Slave Transmit mode (see Figure 15-11).


# 15.4.4.5 Clock Synchronization and the CKP bit (SEN = 1)

The SEN bit is also used to synchronize writes to the CKP bit. If a user clears the CKP bit, the SCL output is forced to '0'. When the SEN bit is set to '1', setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. If the user attempts to drive SCL low, the CKP bit will not assert the SCL line until an external  $I^2C$  master device has


already asserted the SCL line. The SCL output will remain low until the CKP bit is set, and all other devices on the  $I^2$ C bus have de-asserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 15-12).


Note: If the SEN bit is '0', clearing the CKP bit will result in immediately driving the SCL output to '0', regardless of the current state.





## PIC18FXX2





#### 15.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.


The general call address is one of eight addresses reserved for specific purposes by the I<sup>2</sup>C protocol. It consists of all 0's with R/W = 0.

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a START bit detect, 8-bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware. If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 15-15).





#### 15.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the  $l^2C$  bus may be taken when the P bit is set or the bus is IDLE, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all  $I^2C$  bus operations based on START and STOP bit conditions.


Once Master mode is enabled, the user has six options.

- 1. Assert a START condition on SDA and SCL.
- 2. Assert a Repeated START condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the  $I^2C$  port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a STOP condition on SDA and SCL.

Note: The MSSP Module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a START condition and immediately write the SSPBUF register to initiate transmission before the START condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause SSP interrupt flag bit, SSPIF, to be set (SSP interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received
- Acknowledge Transmit
- Repeated START



#### 15.4.6.1 I<sup>2</sup>C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated START condition. Since the Repeated START condition is also the beginning of the next serial transfer, the  $l^2C$  bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz  $I^2C$  operation. See Section 15.4.7 ("Baud Rate Generator"), for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a START condition by setting the START enable bit, SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- 9. The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a STOP condition by setting the STOP enable bit PEN (SSPCON2<2>).
- 12. Interrupt is generated once the STOP condition is complete.

#### 15.4.7 BAUD RATE GENERATOR


In I<sup>2</sup>C Master mode, the baud rate generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 15-17). When a write occurs to SSPBUF, the baud rate generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is

decremented twice per instruction cycle (TCY) on the Q2 and Q4 clocks. In  $I^2C$  Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 15-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

#### FIGURE 15-17: BAUD RATE GENERATOR BLOCK DIAGRAM



#### TABLE 15-3: I<sup>2</sup>C CLOCK RATE W/BRG

Fcy	Fcy*2	BRG VALUE	FscL (2 rollovers of BRG)
10 MHz	20 MHz	19h	400 kHz <sup>(1)</sup>
10 MHz	20 MHz	20h	312.5 kHz
10 MHz	20 MHz	3Fh	100 kHz
4 MHz	8 MHz	0Ah	400 kHz <sup>(1)</sup>
4 MHz	8 MHz	0Dh	308 kHz
4 MHz	8 MHz	28h	100 kHz
1 MHz	2 MHz	03h	333 kHz <sup>(1)</sup>
1 MHz	2 MHz	0Ah	100kHz
1 MHz	2 MHz	00h	1 MHz <sup>(1)</sup>


**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

#### 15.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated START/STOP condition, de-asserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is

sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count, in the event that the clock is held low by an external device (Figure 15-18).





#### 15.4.8 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the START condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low, while SCL is high, is the START condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the baud rate generator is suspended, leaving the SDA line held low and the START condition is complete.

**Note:** If at the beginning of the START condition, the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF is set, the START condition is aborted, and the I<sup>2</sup>C module is reset into its IDLE state.

#### FIGURE 15-19: FIRST START BIT TIMING

#### Set S bit (SSPSTAT<3>) Write to SEN bit occurs here SDA = 1, At completion of START bit, SCL = 1Hardware clears SEN bit and sets SSPIF bit TBRG TBRG Write to SSPBUF occurs here 1st bit 2nd bit SDA + TBRG + SCL +TBRG + S

#### 15.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.

#### 15.4.9 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated START condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I<sup>2</sup>C logic module is in the IDLE state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one baud rate generator count (TBRG). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the baud rate generator will not be reloaded, leaving the SDA pin held low. As soon as a START condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - 2: A bus collision during the Repeated START condition occurs if:
    - SDA is sampled low when SCL goes from low to high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

#### 15.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated START condition is complete.

### FIGURE 15-20: REPEAT START CONDITION WAVEFORM



#### 15.4.10 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the buffer full flag bit, BF, and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one baud rate generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSP-BUF, leaving SCL low and SDA unchanged (Figure 15-21).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 15.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

#### 15.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

#### 15.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge ( $\overline{ACK} = 0$ ), and is set when the slave does not Acknowledge ( $\overline{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call) or when the slave has properly received its data.

### 15.4.11 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note: The MSSP module must be in an IDLE state before the RCEN bit is set, or the RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the baud rate generator is suspended from counting, holding SCL low. The MSSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception, by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

#### 15.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


#### 15.4.11.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

#### 15.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

# PIC18FXX2





#### 15.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG) and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off and the MSSP module then goes into IDLE mode (Figure 15-23).

#### 15.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


#### 15.4.13 STOP CONDITION TIMING

A STOP bit is asserted on the SDA pin at the end of a receive/transmit by setting the STOP sequence enable bit, PEN (SSPCON2<2>). At the end of a receive/transmit the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one TBRG (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 15-24).


#### 15.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a STOP sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

#### FIGURE 15-23: ACKNOWLEDGE SEQUENCE WAVEFORM







**Advance Information** 

#### 15.4.14 SLEEP OPERATION

While in SLEEP mode, the I<sup>2</sup>C module can receive addresses or data, and when an address match or complete byte transfer occurs, wake the processor from SLEEP (if the MSSP interrupt is enabled).

#### 15.4.15 EFFECT OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

#### 15.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A START Condition
- A Repeated START Condition
- An Acknowledge Condition

#### 15.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag BCLIF and reset the I<sup>2</sup>C port to its IDLE state (Figure 15-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine, and if the  $I^2C$  bus is free, the user can resume communication by asserting a START condition.


If a START, Repeated START, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the  $l^2C$  bus is free, the user can resume communication by asserting a START condition.

The master will continue to monitor the SDA and SCL pins. If a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of START and STOP conditions allows the determination of when the bus is free. Control of the  $l^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is IDLE and the S and P bits are cleared.

#### FIGURE 15-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



#### 15.4.17.1 Bus Collision During a START Condition

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 15-26).
- b) SCL is sampled low before SDA is asserted low (Figure 15-27).

During a START condition, both the SDA and the SCL pins are monitored.


If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the START condition is aborted,
- the BCLIF flag is set, and
- the MSSP module is reset to its IDLE state (Figure 15-26).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.


If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 15-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0, and during this time, if the SCL pins are sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated START or STOP conditions.




#### FIGURE 15-26: BUS COLLISION DURING START CONDITION (SDA ONLY)









### 15.4.17.2 Bus Collision During a Repeated START Condition

During a Repeated START condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 15-29). If SDA is sampled high, the BRG is

reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated START condition, Figure 15-30.

If, at the end of the BRG time-out both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated START condition is complete.





#### FIGURE 15-30: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)




#### 15.4.17.3 Bus Collision During a STOP Condition

Bus collision occurs during a STOP condition if:


- a) After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 15-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 15-32).

#### FIGURE 15-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)



#### FIGURE 15-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



# PIC18FXX2

NOTES:

### 16.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/ O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

In order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter:

- bit SPEN (RCSTA<7>) must be set (= 1), and
- bits TRISC<7:6> must be cleared (= 0).

Register 16-1 shows the Transmit Status and Control Register (TXSTA) and Register 16-2 shows the Receive Status and Control Register (RCSTA).

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D
	bit 7							bit 0
bit 7	Asynchrone	ck Source Se ous mode:	lect bit					
		<u>us mode:</u> mode (clock g node (clock fr			BRG)			
bit 6	1 = Selects	Fransmit Enat 9-bit transmi 8-bit transmi	ssion					
bit 5	<b>TXEN</b> : Trar 1 = Transm 0 = Transm		bit					
	Note:	SREN/CREN	overrides T	XEN in SYN	C mode.			
bit 4	1 = Synchr	ART Mode Se onous mode ironous mode						
bit 3	Unimplem	ented: Read	as '0'					
bit 2	BRGH: Hig	h Baud Rate	Select bit					
	Asynchrone 1 = High sp 0 = Low sp	<u>ous mode:</u> beed						
	<u>Synchrono</u> Unused in t							
bit 1	<b>TRMT</b> : Trar 1 = TSR er 0 = TSR fu		gister Statu	s bit				
bit 0		bit of Transmi dress/Data bit		oit.				
	Legend:							
	R = Reada	ble bit	W = Wr	itable bit	U = Unimp	lemented b	oit, read as	'0'
	- n = Value	at POR reset	'1' = Bit	is set	'0' = Bit is	cleared	x = Bit is u	nknown

#### REGISTER 16-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
		SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
		bit 7							bit 0				
bi	it 7	1 = Serial p	ial Port Enab port enabled port disabled	le bit (configures R	X/DT and T	X/CK pins a	s serial po	rt pins)					
b	it 6	<b>RX9</b> : 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception											
b	it 5	SREN: Sin	gle Receive I	Enable bit									
		Asynchron Don't care	ous mode:										
		1 = Enable 0 = Disable This bit		ive ive ter reception	is complete								
		Synchrono Don't care	<u>us mode - Sl</u>	<u>ave:</u>									
b	it 4	CREN: Co	ntinuous Rec	eive Enable l	bit								
		Asynchron 1 = Enable 0 = Disable	s receiver										
				receive until s receive	enable bit C	REN is clea	red (CREN	l overrides	SREN)				
b	it 3	ADDEN: A	ddress Deteo	t Enable bit									
		1 = Enable when F	s address de RSR<8> is se		ble interrupt								
b	it 2	FERR: Fra	ming Error bi g error (can l	etection, all b t pe updated b	-								
b	it 1	OERR: Ov	errun Error b n error (can l	it be cleared by	clearing bit	CREN)							
b	it O	<b>RX9D:</b> 9th bit of Received Data This can be Address/Data bit or a parity bit, and must be calculated by user firmware.											
		Legend:											
		R = Reada	ble bit	W = Wri	table bit	U = Unimp	lemented b	oit, read as	'0'				
		1											

### REGISTER 16-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

- n = Value at POR reset

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

#### 16.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 16-1 shows the formula for computation of the baud rate for different USART modes, which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 16-1. From this, the error in baud rate can be determined. Example 16-1 shows the calculation of the baud rate error for the following conditions:

- Fosc = 16 MHz
- Desired Baud Rate = 9600
- BRGH = 0
- SYNC = 0

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

#### 16.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

### EXAMPLE 16-1: CALCULATING BAUD RATE ERROR

Desired Baud Rate Solving for X:	= Fosc / (64 (X + 1))
X X X X	<pre>= ((Fosc / Desired Baud Rate) / 64) - 1 = ((16000000 / 9600) / 64) - 1 = [25.042] = 25</pre>
Calculated Baud Rate	= 16000000 / (64 (25 + 1)) = 9615
Error	<ul> <li><u>(Calculated Baud Rate - Desired Baud Rate)</u> Desired Baud Rate</li> <li>(9615 - 9600) / 9600</li> <li>0.16%</li> </ul>

#### TABLE 16-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = FOSC/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	N/A

Legend: X = value in SPBRG (0 to 255)

#### TABLE 16-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
SPBRG	Baud Ra		0000 0000	0000 0000						

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

BAUD	F	osc = 40	MHz	Fosc = 20 MHz			Fosc = 16 MHz			Fosc = 10 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)									
0.3	NA	_	_									
1.2	NA	_	_	1.221	+1.73	255	1.202	+0.16	207	1.202	+0.16	129
2.4	2.441	-1.70	255	2.404	+0.16	129	2.404	+0.16	103	2.404	+0.16	64
9.6	9.615	-0.16	64	9.469	-1.36	32	9.615	+0.16	25	9.766	+1.73	15
19.2	18.94	+1.38	32	19.53	+1.73	15	19.23	+0.16	12	19.53	+1.73	7
76.8	78.13	-1.70	7	78.13	+1.73	3	83.33	+8.51	2	78.13	+1.73	1
96	89.29	+7.52	6	104.2	+8.51	2	NA	—	—	NA	_	—
300	312.5	-4.00	1	312.5	+4.17	0	NA	—	—	NA		
500	625.0	-20.0	0	NA	_	—	NA	—	—	NA	_	_
HIGH	2.441	—	255	312.5	—	0	250	—	0	156.3		0
LOW	625.0	—	0	1.221	_	255	0.977	—	255	0.6104	_	255

TABLE 16-3: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fos	c = 7.159	09 MHz	Fos	c = 5.068	88 MHz	F	osc = 4 l	MHz	Fosc = 3.579545 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)									
0.3	NA	_	_	0.31	+3.13	255	0.3005	-0.17	207	0.301	+0.23	185
1.2	1.203	+0.23	92	1.2	0	65	1.202	+1.67	51	1.190	-0.83	46
2.4	2.380	-0.83	46	2.4	0	32	2.404	+1.67	25	2.432	+1.32	22
9.6	9.322	-2.90	11	9.9	+3.13	7	NA	—	—	9.322	-2.90	5
19.2	18.64	-2.90	5	19.8	+3.13	3	NA	—	—	18.64	-2.90	2
76.8	NA	—	—	79.2	+3.13	0	NA	—	—	NA	—	—
96	NA	—	—									
300	NA	—		NA	—	—	NA	—	—	NA	_	—
500	NA	—	—									
HIGH	111.9	—	0	79.2	—	0	62.500	—	0	55.93	_	0
LOW	0.437	_	255	0.3094	_	255	3.906		255	0.2185		255

BAUD	F	osc = 1	MHz	Fos	SC = 32.76	68 kHz
BAUD RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	+0.16	51	0.256	-14.67	1
1.2	1.202	+0.16	12	NA	—	_
2.4	2.232	-6.99	6	NA	—	_
9.6	NA	—	—	NA	—	_
19.2	NA	—	—	NA	—	—
76.8	NA	—	—	NA	—	—
96	NA	—	—	NA	—	—
300	NA	—	—	NA	—	—
500	NA	—	_	NA	—	—
HIGH	15.63	—	0	0.512	—	0
LOW	0.0610	_	255	0.0020	_	255

BAUD	Fo	Fosc = 40 MHz			Fosc = 20 MHz			Fosc = 16 MHz			Fosc = 10 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)										
9.6	9.766	-1.70	255	9.615	+0.16	129	9.615	+0.16	103	9.615	+0.16	64	
19.2	19.231	-0.16	129	19.230	+0.16	64	19.230	+0.16	51	18.939	-1.36	32	
38.4	38.461	-0.16	64	37.878	-1.36	32	38.461	+0.16	25	39.062	+1.7	15	
57.6	58.139	-0.93	42	56.818	-1.36	21	58.823	+2.12	16	56.818	-1.36	10	
115.2	113.64	1.38	21	113.63	-1.36	10	111.11	-3.55	8	125	+8.51	4	
250	250	0	9	250	0	4	250	0	3	NA	—	—	
625	625	0	3	625	0	1	NA	_	_	625	0	0	
1250	1250	0	1	1250	0	0	NA	_	_	NA	_	_	

### TABLE 16-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	Fo	SC = 7.10	6MHz	Fosc = 5.068 MHz			Fosc = 4 MHz			Fosc = 3.579545 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)									
9.6	9.520	-0.83	46	9.6	0	32	NA	—	—	9.727	+1.32	22
19.2	19.454	+1.32	22	18.645	-2.94	16	1.202	+0.17	207	18.643	-2.90	11
38.4	37.286	-2.90	11	39.6	+3.12	7	2.403	+0.13	103	37.286	-2.90	5
57.6	55.930	-2.90	7	52.8	-8.33	5	9.615	+0.16	25	55.930	-2.90	3
115.2	111.860	-2.90	3	105.6	-8.33	2	19.231	+0.16	12	111.86	-2.90	1
250	NA	—	—	NA	—	—	NA	—	—	223.72	-10.51	0
625	NA	—	—									
1250	NA	_	_	NA	_	_	NA	_	_	NA	_	—

BAUD	F	osc = 1	MHz	Fosc = 32.768 kHz				
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
9.6	8.928	-6.99	6	NA	_	_		
19.2	20.833	+8.51	2	NA	—	—		
38.4	31.25	-18.61	1	NA	—	—		
57.6	62.5	+8.51	0	NA	—	—		
115.2	NA	_	_	NA	—	—		
250	NA	_	_	NA	—	—		
625	NA	_	_	NA	—	—		
1250	NA	_	—	NA	_	—		

### 16.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one START bit, eight or nine data bits and one STOP bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 16.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 16-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register


(occurs in one TCY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit TRMT is a read-only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.


Note 1: The TSR register is not mapped in data memory, so it is not available to the user.
2: Flag bit TXIF is set when enable bit TXEN is set.

To set up an asynchronous transmission:


- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 16.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

#### FIGURE 16-1: USART TRANSMIT BLOCK DIAGRAM





#### FIGURE 16-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



#### TABLE 16-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR		POR,		POR,		Valu all o RES	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	0000	000x	0000	000u				
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000				
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000				
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000	0000	0000	0000				
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	-00x	0000	-00x				
TXREG	USART Tra	insmit Regis	ter						0000	0000	0000	0000				
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010				
SPBRG	Baud Rate	Generator F	Register						0000	0000	0000	0000				

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

#### 16.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 16-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:


- Initialize the SPBRG register for the appropriate 1. baud rate. If a high speed baud rate is desired, set bit BRGH (Section 16.1).
- Enable the asynchronous serial port by clearing 2. bit SYNC and setting bit SPEN.
- If interrupts are desired, set enable bit RCIE. 3.
- 4. If 9-bit reception is desired, set bit RX9.
- Enable the reception by setting bit CREN. 5.
- 6 Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 7 Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the 8. RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

#### 16.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address **Detect Enable:** 

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is required, set the BRGH bit.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- Set the ADDEN bit to enable address detect. 5.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF bit will be set when reception is complete. The interrupt will be acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

#### **FIGURE 16-4:** USART RECEIVE BLOCK DIAGRAM CREN FERR OERR x64 Baud Rate CLK - 64 MSb **RSR** Register LSb SPBRG or + 16 0 STOP (8) 7 1 START Baud Rate Generator RXQ RC7/RX/DT Pin Buffer Data and Control Recoverv RX9D **RCREG Register** FIFO SPEN 8 Interrupt RCIF Data Bus RCIE



#### FIGURE 16-5: ASYNCHRONOUS RECEPTION

#### TABLE 16-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART Re	eceive Re	gister						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	Generato		0000 0000	0000 0000					

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

#### 16.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

#### 16.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 16-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be

enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE, and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 16.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	<b>INTOIE</b>	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART T	ransmit F	Register						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	e Genera		0000 0000	0000 0000					


#### TABLE 16-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'.


Shaded cells are not used for Synchronous Master Transmission.

**Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.





#### FIGURE 16-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



#### 16.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>), or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 16.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.


- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if the enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART R	eceive Re	egister						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	e Genera		0000 0000	0000 0000					

#### TABLE 16-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Reception. **Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

#### FIGURE 16-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



#### 16.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

#### 16.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART TI	ransmit F	Register						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	e Genera		0000 0000	0000 0000					

#### TABLE 16-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for Synchronous Slave Transmission.

**Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

#### 16.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register, and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR		all o	e on ther ETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000	000x	0000	000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000	0000	0000	0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	-00x	0000	-00x
RCREG	USART Re	eceive Re	egister						0000	0000	0000	0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010
SPBRG	Baud Rate Generator Register										0000	0000

#### TABLE 16-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for Synchronous Slave Reception.

**Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

# PIC18FXX2

NOTES:

# 17.0 COMPATIBLE 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has five inputs for the PIC18F2X2 devices and eight for the PIC18F4X2 devices. This module has the ADCON0 and ADCON1 register definitions that are compatible with the mid-range A/D module.

The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number.

### **REGISTER 17-1: ADCON0 REGISTER**

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 17-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 17-2, configures the functions of the port pins.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON
bit 7							bit 0

#### bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

#### bit 5-3 CHS2:CHS0: Analog Channel Select bits

- 000 = channel 0, (AN0)
- 001 = channel 1, (AN1)
- 010 = channel 2, (AN2)
- 011 = channel 3, (AN3)
- 100 = channel 4, (AN4)
- 101 = channel 5, (AN5)
- 110 = channel 6, (AN6)
- 111 = channel 7, (AN7)
- III = Channel 7, (AN7)
- **Note:** The PIC18F2X2 devices do not implement the full 8 A/D channels; the unimplemented selections are reserved. Do not select any unimplemented channel.
- GO/DONE: A/D Conversion Status bit
- When ADON = 1:
- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- bit 1 Unimplemented: Read as '0'

#### bit 0 ADON: A/D On bit

- 1 = A/D converter module is powered up
- 0 = A/D converter module is shut-off and consumes no operating current

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 2

## **REGISTER 17-2: ADCON1 REGISTER**

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.

0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

### bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	А	Α	Α	Α	Vdd	Vss	8/0
0001	А	А	А	Α	VREF+	А	А	А	AN3	Vss	7 / 1
0010	D	D	D	Α	А	А	А	А	Vdd	Vss	5/0
0011	D	D	D	А	VREF+	А	А	А	AN3	Vss	4 / 1
0100	D	D	D	D	А	D	А	А	Vdd	Vss	3/0
0101	D	D	D	D	VREF+	D	А	А	AN3	Vss	2 / 1
011x	D	D	D	D	D	D	D	D	-	—	0/0
1000	А	А	А	А	VREF+	VREF-	А	А	AN3	AN2	6/2
1001	D	D	А	А	А	А	А	А	Vdd	Vss	6/0
1010	D	D	А	А	VREF+	А	А	А	AN3	Vss	5 / 1
1011	D	D	А	А	VREF+	VREF-	А	А	AN3	AN2	4/2
1100	D	D	D	А	Vref+	VREF-	А	А	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	А	А	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	Vdd	Vss	1/0
1111	D	D	D	D	Vref+	Vref-	D	А	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels / # of A/D voltage references

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

**Note:** On any device RESET, the port pins that are multiplexed with analog functions (ANx) are forced to be an analog input.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and VSS), or the voltage level on the RA3/AN3/ VREF+ pin and RA2/AN2/VREF- pin.


The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.

Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference) or as a digital I/O.

The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ ADRESL registers, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit, ADIF is set. The block diagram of the A/D module is shown in Figure 17-1.



# FIGURE 17-1: A/D BLOCK DIAGRAM

The value that is in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 17.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog pins, voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - Clear ADIF bit
  - Set ADIE bit
  - Set GIE bit
  - Set PEIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)

- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared (interrupts disabled)

OR


- Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH/ADRESL); clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before the next acquisition starts.

# 17.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 17-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

**Note:** When the conversion is started, the holding capacitor is disconnected from the input pin.

# FIGURE 17-2: ANALOG INPUT MODEL



To calculate the minimum acquisition time, Equation 17-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

## EQUATION 17-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

# EQUATION 17-2: A/D MINIMUM CHARGING TIME

```
VHOLD = (VREF - (VREF/2048)) \bullet (1 - e^{(-Tc/CHOLD(RIC + RSS + RS))})
or
TC = -(120 \text{ pF})(1 \text{ k}\Omega + RSS + RS) \ln(1/2047)
```

Example 17-1 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	120 pF
• Rs	=	2.5 kΩ
Conversion Error	$\leq$	1/2 LSb
• Vdd	=	$\text{5V} \rightarrow \text{Rss} = 7 \text{ k}\Omega$
<ul> <li>Temperature</li> </ul>	=	50°C (system max.)
VHOLD	=	0V @ time = 0

# EXAMPLE 17-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ =	TAMP + TC + TCOFF									
Temperature coefficient is only required for temperatures $> 25^{\circ}$ C.										
TACQ =	$2 \ \mu s + Tc + [(Temp - 25^{\circ}C)(0.05 \ \mu s/^{\circ}C)]$									
TC =	-CHOLD (RIC + RSS + RS) $\ln(1/2047)$ -120 pF (1 k $\Omega$ + 7 k $\Omega$ + 2.5 k $\Omega$ ) $\ln(0.0004885)$ -120 pF (10.5 k $\Omega$ ) $\ln(0.0004885)$ -1.26 $\mu$ s (-7.6241) 9.61 $\mu$ s									
TACQ =	2 μs + 9.61 μs + [(50°C - 25°C)(0.05 μs/°C)] 11.61 μs + 1.25 μs 12.86 μs									

# 17.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for TAD are:

- 2Tosc
- 4Tosc
- 8Tosc
- 16Tosc
- 32Tosc
- 64Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu s.$ 

Table 17-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

# 17.3 Configuring Analog Port Pins

The ADCON1, TRISA and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs, must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
  - 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current that is out of the device's specification.

AD Clock	Source (TAD)	Maximum Device Frequency			
Operation	ADCS2:ADCS0	PIC18FXX2	PIC18LFXX2		
2Tosc	000	1.25 MHz	666 kHz		
4Tosc	100	2.50 MHz	1.33 MHz		
8Tosc	001	5.00 MHz	2.67 MHz		
16Tosc	101	10.00 MHz	5.33 MHz		
32Tosc	010	20.00 MHz	10.67 MHz		
64Tosc	110	40.00 MHz	21.33 MHz		
RC	011	_	—		

### TABLE 17-1: TAD vs. DEVICE OPERATING FREQUENCIES

**Note 1:** The RC source has a typical TAD time of 4 μs for 'F' devices and 6 μs for 'LF' devices.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.


4: For device frequencies above 1 MHz, the device must be in SLEEP for the entire conversion or the A/D accuracy may be out of specification.

# 17.4 A/D Conversions

Figure 17-3 shows the operation of the A/D converter after the GO bit has been set. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started. The GO/DONE bit can then be set to start the conversion.

**Note:** The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.






# 17.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 17-4 shows the operation of the A/D result justification. The extra bits are loaded with '0's. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

FIGURE 17-4: A/D RESULT JUSTIFICATION



# 17.5 Use of the CCP2 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead

(moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
PIR2	_	—	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	0 0000
PIE2	_	_	—	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	0 0000
IPR2	_	_	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1 1111	1 0000
ADRESH	A/D Resu	lt Register							xxxx xxxx	uuuu uuuu
ADRESL	A/D Resu	lt Register							xxxx xxxx	uuuu uuuu
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/ DONE	-	ADON	0000 00-0	0000 00-0
ADCON1	ADFM	ADCS2	—	_	PCFG3	PCFG2	PCFG1	PCFG0	000	000
PORTA	_	RA6	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
TRISA	—	PORTA	Data Directi	on Register					11 1111	11 1111
PORTE	—	—	—	—	—	RE2	RE1	RE0	000	000
LATE	_	—	—	—	_	LATE2	LATE1	LATE0	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE D	ata Directio	n bits	0000 -111	0000 -111

TABLE 17-2:SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.


Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

# 18.0 LOW VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low Voltage Detect module.

This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source. The Low Voltage Detect circuitry is completely under software control. This allows the circuitry to be "turned off" by the software, which minimizes the current consumption for the device.

Figure 18-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shut-down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. The difference TB - TA is the total time for shut-down.




# FIGURE 18-1: TYPICAL LOW VOLTAGE DETECT APPLICATION

The block diagram for the LVD module is shown in Figure 18-2. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.

Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the 1.2V internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 18-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).


# PIC18FXX2

#### FIGURE 18-2: LOW VOLTAGE DETECT (LVD) BLOCK DIAGRAM



The LVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits LVDL3:LVDL0 are set to 1111. In this state, the comparator input is multiplexed from the external input pin, LVDIN (Figure 18-3). This gives users flexibility, because it allows them to configure the Low Voltage Detect interrupt to occur at any voltage in the valid operating range.





#### 18.1 **Control Register**

The Low Voltage Detect Control register controls the operation of the Low Voltage Detect circuitry.

### REGISTER 18-1: LVDCON REGISTER

_	U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
	—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
	bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5 **IRVST:** Internal Reference Voltage Stable Flag bit
  - 1 = Indicates that the Low Voltage Detect logic will generate the interrupt flag at the specified voltage range
  - 0 = Indicates that the Low Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled
- LVDEN: Low Voltage Detect Power Enable bit bit 4
  - 1 = Enables LVD, powers up LVD circuit
  - 0 = Disables LVD, powers down LVD circuit
- bit 3-0 LVDL3:LVDL0: Low Voltage Detection Limit bits
  - 1111 = External analog input is used (input comes from the LVDIN pin)
  - 1110 = 4.5V 4.77V

1101 = 4.2V - 4.45V 1100 = 4.0V - 4.24V1011 = 3.8V - 4.03V1010 = 3.6V - 3.82V1001 = 3.5V - 3.71V1000 = 3.3V - 3.50V0111 = 3.0V - 3.18V 0110 = 2.8V - 2.97V0101 = 2.7V - 2.86V0100 = 2.5V - 2.65V0011 = 2.4V - 2.54V0010 = 2.2V - 2.33V0001 = 2.0V - 2.12V 0000 = Reserved

Note: LVDL3:LVDL0 modes which result in a trip point below the valid operating voltage of the device are not tested.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 18.2 Operation


Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.

Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to set up the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVD-CON register), which selects the desired LVD Trip Point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- 5. Clear the LVD interrupt flag, which may have falsely become set until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 18-4 shows typical waveforms that the LVD module may be used to detect.



### FIGURE 18-4: LOW VOLTAGE DETECT WAVEFORMS

# 18.2.1 REFERENCE VOLTAGE SET POINT

The Internal Reference Voltage of the LVD module may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter 36. The low voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 18-4.

#### 18.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

# 18.3 Operation During SLEEP

When enabled, the LVD circuitry continues to operate during SLEEP. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from SLEEP. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

# 18.4 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the LVD module to be turned off.

# PIC18FXX2

NOTES:

# 19.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC Selection
- RESET
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- In-Circuit Serial Programming

All PIC18FXX2 devices have a Watchdog Timer, which is permanently enabled via the configuration bits or software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Powerup Timer (PWRT), which provides a fixed delay on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry. SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

# 19.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h - 3FFFFh), which can only be accessed using Table Reads and Table Writes.

Programming the configuration registers is done in a manner similar to programming the FLASH memory. The EECON1 register WR bit starts a self-timed write to the configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointed to the configuration register sets up the address and the data for the configuration register write. Setting the WR bit starts a long write to the configuration register. The configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a `1' or a `0' into the cell.

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	—	_	OSCSEN	_	_	FOSC2	FOSC1	FOSC0	1111
300002h	CONFIG2L	_	_	_	_	BORV1	BORV0	BODEN	PWRTEN	1111
300003h	CONFIG2H	_	_	_	_	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300005h	CONFIG3H	—	—	_	—	—	—	—	CCP2MX	1
300006h	CONFIG4L	DEBUG	—	_	—	—	LVP	—	STVREN	11-1
300008h	CONFIG5L	—	_	-		CP3	CP2	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB	_	-	_	-	-	—	11
30000Ah	CONFIG6L	—	—	_	—	WRT3	WRT2	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC		_	-		—	111
30000Ch	CONFIG7L	—	_	_	_	EBTR3	EBTR2	EBTR1	EBTR0	1111
30000Dh	CONFIG7H	_	EBTRB	—	_	_	_	_	_	-1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	(1)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0100

 TABLE 19-1:
 CONFIGURATION BITS AND DEVICE IDS

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition.

Shaded cells are unimplemented, read as '0'.

Note 1: See Register 19-14 for DEVID1 values.

REGISTER 19-1:	CONFIGU	ONFIGURATION REGISTER 1 HIGH (CONFIG1H: BYTE ADDRESS 300001h)											
	U-0	U-0	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1					
		—	OSCSEN	_		FOSC2	FOSC1	FOSC0					
	bit 7							bit 0					
bit 7-6	Unimplem	ented: Read	as '0'										
bit 5	OSCSEN:	Oscillator Sys	stem Clock S	witch Enable	bit								
	1 = Oscillat	1 = Oscillator system clock switch option is disabled (main oscillator is source)											
	0 = Oscillat	<ul> <li>O = Oscillator system clock switch option is enabled (oscillator switching is enabled)</li> </ul>											
bit 4-3	Unimplemented: Read as '0'												
bit 2-0	FOSC2:FO	SC0: Oscilla	tor Selection	bits									
	111 <b>= RC c</b>	oscillator w/ C	SC2 configu	ired as RA6									
		scillator with			ency = (4 x F	osc)							
		scillator w/ C	•										
	100 = EC c 011 = RC c	scillator w/ C	SC2 configu	ired as divide	-ру-4 сюск с	output							
	011 = KC C 010 = HS C												
	010 = 1000												
	000 = LP o	scillator											
	Legend:												
	R = Readal	ole bit	P = Progran	nmable bit	U = Unimple	mented bit	t, read as '	0'					
	- n = Value	when device	is unprograr	nmed	- n = Value when device is unprogrammed u = Unchanged from programmed state								

GISTER 19-2:	CONFIGU	KATIONK	GISTERZ		FIGZL: D		(233 300)	002N)			
	U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1			
	_	—	—	—	BORV1	BORV0	BOREN	PWRTEN			
	bit 7							bit 0			
bit 7-4	Unimplem	ented: Read	as '0'								
bit 3-2	BORV1:BO	DRV0: Brown	-out Reset V	oltage bits							
	11 = VBOR	set to 2.0V									
	10 = VBOR	set to 2.7V									
	01 = VBOR set to 4.2V										
	<ul> <li>00 = VBOR set to 4.5V</li> <li>BOREN: Brown-out Reset Enable bit<sup>(1)</sup></li> </ul>										
bit 1											
		out Reset en out Reset dis									
	Note:	Enabling Bro regardless of time Brown-o	f the value of	bit PWRTE							
bit 0	PWRTEN:	Power-up Tir	ner Enable b	<sub>oit</sub> (1)							
	1 = PWRT 0 = PWRT										
	<b>Note:</b> Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT), regardless of the value of bit <u>PWRTE</u> . Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.										
	Legend:										

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when dev	ice is unprogrammed	u = Unchanged from programmed state

# REGISTER 19-2: CONFIGURATION REGISTER 2 LOW (CONFIG2L: BYTE ADDRESS 300002h)

REGISTER 19-3:	CONFIGU	RATIONR	EGISTER 2	2 HIGH (CO	NFIG2H: E	BYTE ADD	RESS 3000	03h)		
	U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1		
	—		_	_	WDTPS2	WDTPS1	WDTPS0	WDTEN		
	bit 7							bit 0		
bit 7-4	Unimplem	ented: Read	l as '0'							
bit 3-1	WDTPS2:W	VDTPS0: W	atchdog Tim	er Postscale	e Select bits					
	111 <b>= 1:12</b>									
	110 = 1:64									
	101 = 1:32									
	100 = 1:16 011 = 1:8									
	011 = 1.0 010 = 1.4									
	001 = 1:2									
	000 = 1:1									
bit 0	WDTEN: W	/atchdog Tin	ner Enable b	oit						
	<ul> <li>1 = WDT enabled</li> <li>0 = WDT disabled (control is placed on the SWDTEN bit)</li> </ul>									
	Legend:									
	R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'									
	- n = Value	when device	e is unprogra	ammed	u = Unc	hanged fron	n programme	ed state		

# REGISTER 19-4: CONFIGURATION REGISTER 3 HIGH (CONFIG3H: BYTE ADDRESS 300005h)

	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/P-1					
	—	—	—	—	_	—	—	CCP2MX					
	bit 7							bit 0					
	Unimplemented, Bood on '0'												
bit 7-1	Unimplemented: Read as '0'												
bit 0	CCP2MX: CCP2 Mux bit												
	1 = CCP2	input/output	is multiplex	ed with RC1									
	0 = CCP2	input/output	is multiplex	ed with RB3									
	Legend:												
	R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'												
	- n = Value	when devic	e is unprogr	u = Uncl	u = Unchanged from programmed state								

	R/P-1	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1			
	BKBUG					LVP		STVREN			
	bit 7							bit 0			
bit 7	0	und Debug	ger disable	d. RB6 and F	0	0	eral purpose n-Circuit Deb	•			
bit 6-3	Unimpleme	nted: Read	as '0'								
bit 2	LVP: Low Vo	LVP: Low Voltage ICSP Enable bit									
	1 = Low Volt 0 = Low Volt	•									
bit 1	Unimpleme	nted: Read	as '0'								
bit 0	STVREN: S	tack Full/Ur	derflow Re	set Enable b	it						
	1 = Stack Full/Underflow will cause RESET 0 = Stack Full/Underflow will not cause RESET										
	Legend:										
	R = Readabl	le bit	C = Cleara	able bit	U = Unir	nplemented	d bit, read as	'0'			
	- n = Value v	vhen device	is unprogr	ammed	u = Uncł	nanged fror	n programme	ed state			


## REGISTER 19-5: CONFIGURATION REGISTER 4 LOW (CONFIG4L: BYTE ADDRESS 300006h)

### REGISTER 19-6: CONFIGURATION REGISTER 5 LOW (CONFIG5L: BYTE ADDRESS 300008h)

11.0	11.0	11.0	11.0								
0-0	0-0	0-0	0-0			R/C-1	R/C-1				
_	—		—	CP3 <sup>(1)</sup>	CP2 <sup>(1)</sup>	CP1	CP0				
bit 7							bit 0				
Unimplem	ented: Read	as '0'									
CP3: Code	Protection b	it(1)									
1 = Block 3	(006000-00	7FFFh) not c	ode protecte	d							
0 = Block 3	(006000-00	7FFFh) code	protected								
CP2: Code	Protection b	it <sup>(1)</sup>									
1 = Block 2	(004000-00	5FFFh) not c	ode protecte	d							
0 = Block 2 (004000-005FFFh) code protected											
CP1: Code	Protection b	it									
1 = Block 1	(002000-003	3FFFh) not c	ode protecte	d							
0 = Block 1	(002000-003	3FFFh) code	protected								
CP0: Code	Protection b	it									
1 = Block 0	(000200-00	1FFFh) not c	ode protecte	d							
0 = Block 0	(000200-00	1FFFh) code	protected								
	Unimplem CP3: Code 1 = Block 3 0 = Block 3 CP2: Code 1 = Block 2 CP1: Code 1 = Block 1 0 = Block 1 CP0: Code 1 = Block 0	—         —           bit 7           Unimplemented: Read           CP3: Code Protection b           1 = Block 3 (006000-007)           0 = Block 3 (006000-007)           CP2: Code Protection b           1 = Block 2 (004000-005)           0 = Block 2 (004000-005)           CP1: Code Protection b           1 = Block 1 (002000-005)           0 = Block 1 (002000-005)           CP0: Code Protection b           1 = Block 0 (000200-005)	bit 7Unimplemented: Read as '0'CP3: Code Protection bit(1)1 = Block 3 (006000-007FFFh) not colspan="2">Code Protection bit(1)1 = Block 3 (006000-007FFFh) codeCP2: Code Protection bit(1)1 = Block 2 (004000-005FFFh) not colspan="2">Code Protection bit(1)1 = Block 2 (004000-005FFFh) codeCP1: Code Protection bit1 = Block 1 (002000-003FFFh) not colspan="2">Code Protection bit1 = Block 1 (002000-003FFFh) not colspan="2">Code Protection bit1 = Block 1 (002000-003FFFh) codeCP0: Code Protection bit1 = Block 0 (000200-001FFFh) not colspan="2">Code Protection bit	—       —       —         bit 7         Unimplemented: Read as '0'         CP3: Code Protection bit <sup>(1)</sup> 1 = Block 3 (006000-007FFFh) not code protected         0 = Block 3 (006000-007FFFh) code protected         CP2: Code Protection bit <sup>(1)</sup> 1 = Block 2 (004000-005FFFh) not code protected         0 = Block 2 (004000-005FFFh) code protected         0 = Block 2 (004000-005FFFh) code protected         CP1: Code Protection bit         1 = Block 1 (002000-003FFFh) not code protected         CP0: Code Protection bit	CP3(1)bit 7Unimplemented: Read as '0'CP3: Code Protection bit(1)1 = Block 3 (006000-007FFFh) not code protected0 = Block 3 (006000-007FFFh) code protectedCP2: Code Protection bit(1)1 = Block 2 (004000-005FFFh) not code protected0 = Block 2 (004000-005FFFh) code protected0 = Block 2 (004000-005FFFh) code protected0 = Block 1 (002000-003FFFh) not code protected0 = Block 1 (002000-003FFFh) code protected0 = Block 1 (002000-003FFFh) code protected1 = Block 0 (000200-001FFFh) not code protected	CP3(1)CP2(1)bit 7Unimplemented: Read as '0'CP3: Code Protection bit(1)1 = Block 3 (006000-007FFFh) not code protected0 = Block 3 (006000-007FFFh) code protectedCP2: Code Protection bit(1)1 = Block 2 (004000-005FFFh) not code protected0 = Block 2 (004000-005FFFh) code protected0 = Block 2 (004000-005FFFh) code protected0 = Block 1 (002000-003FFFh) not code protected0 = Block 1 (002000-003FFFh) code protected0 = Block 1 (002000-003FFFh) code protected1 = Block 1 (002000-003FFFh) code protectedCP0: Code Protection bit1 = Block 0 (000200-001FFFh) not code protected	CP3(1)CP2(1)CP1bit 7Unimplemented: Read as '0'CP3: Code Protection bit(1)1 = Block 3 (006000-007FFFh) not code protected0 = Block 3 (006000-007FFFh) code protectedCP2: Code Protection bit(1)1 = Block 2 (004000-005FFFh) not code protected0 = Block 2 (004000-005FFFh) code protected0 = Block 2 (004000-005FFFh) code protected0 = Block 1 (002000-003FFFh) not code protected0 = Block 1 (002000-003FFFh) code protected0 = Block 1 (002000-003FFFh) code protected0 = Block 1 (002000-003FFFh) code protected1 = Block 0 (000200-001FFFh) not code protected				

**Note 1:** Unimplemented in PIC18FX42 devices; maintain this bit set.

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when dev	vice is unprogrammed	u = Unchanged from programmed state



#### REGISTER 19-7: CONFIGURATION REGISTER 5 HIGH (CONFIG5H: BYTE ADDRESS 300009h)

### REGISTER

R 19-8:	CONFIGU	RATIONR	EGISTER 6	LOW (COM	NFIG6L: B`	YTE ADDR	ESS 3000	0Ah)				
	U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1				
	—			_	WRT3 <sup>(1)</sup>	WRT2 <sup>(1)</sup>	WRT1	WRT0				
	bit 7							bit 0				
bit 7-4	Unimplemented: Read as '0'											
bit 3	WRT3: Write Protection bit <sup>(1)</sup> 1 = Block 3 (006000-007FFFh) not write protected 0 = Block 3 (006000-007FFFh) write protected											
bit 2	WRT2: Wri	te Protection	bit <sup>(1)</sup>									
		2 (004000-00 2 (004000-00			ed							
bit 1	WRT1: Wri	te Protection	bit									
		(002000-00 (002000-00			ed							
bit 0	WRT0: Wri	te Protection	bit									
	<ul> <li>1 = Block 0 (00000-001FFFh) not write protected</li> <li>0 = Block 0 (00000-001FFFh) write protected</li> </ul>											
	Note 1: Unimplemented in PIC18FX42 devices; maintain this bit set.											

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

# REGISTER 19-9: CONFIGURATION REGISTER 6 HIGH (CONFIG6H: BYTE ADDRESS 30000Bh)

R/P-1	R/P-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRTC	_	—	—	—	
bit 7							bit 0
1 = Data E	EPROM not	1 Write Prote write protected	cted				
<b>WRTB:</b> Bo 1 = Boot B	<ul> <li>0 = Data EEPROM write protected</li> <li>WRTB: Boot Block Write Protection bit</li> <li>1 = Boot Block (000000-0001FFh) not write protected</li> <li>0 = Boot Block (000000-0001FFh) write protected</li> </ul>						
1 = Config	uration regis	•	0-3000FFh)	n bit not write pro write protec			
Note:	This bit is re	ead-only, an	d cannot be	changed in	user mode.		
Unimplem	anted. Dec						

Legena:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

# REGISTER 19-10: CONFIGURATION REGISTER 7 LOW (CONFIG7L: BYTE ADDRESS 30000Ch)

	U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1		
	—	—	—	—	EBTR3 <sup>(1)</sup>	EBTR2 <sup>(1)</sup>	EBTR1	EBTR0		
	bit 7							bit 0		
bit 7-4	Unimplem	ented: Read	d as '0'							
bit 3	EBTR3: Ta	ble Read Pr	otection bit	1)						
		<ul> <li>1 = Block 3 (006000-007FFFh) not protected from Table Reads executed in other blocks</li> <li>0 = Block 3 (006000-007FFFh) protected from Table Reads executed in other blocks</li> </ul>								
bit 2	EBTR2: Ta	ble Read Pr	otection bit <sup>(</sup>	1)						
	1 = Block 2	2 (004000-00	)5FFFh) not	protected fi	rom Table Re	ads execute	d in other b	olocks		
	0 = Block  2	2 (004000-00	)5FFFh) pro	tected from	Table Reads	executed in	other block	<s< td=""></s<>		
bit 1	EBTR1: Ta	ble Read Pr	otection bit							
	<ul> <li>1 = Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks</li> <li>0 = Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks</li> </ul>									
bit 0	EBTR0: Ta	ble Read Pr	otection bit							
	1 = Block C	) (000000-00	01FFFh) not	protected fi	rom Table Re	ads execute	d in other b	locks		
	0 = Block C	) (000000-00	)1FFFh) pro	tected from	Table Reads	executed in	other block	(S		
	<b>Note 1:</b> Unimplemented in PIC18FX42 devices; maintain this bit set.									
	NOLE 1.	onimpienie			ices, maintai	i ulis dil sel.				
	Legend:									
	D Deede	h   a   b   4		e en en els la la	4	المعنوم مراجع		(O)		

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

bit

bit

bit

bit

# U-0 R/P-1 U-0 U-0 U-0 U-0 U-0 — EBTRB — … Dit 0 Dit 0</t

REGISTER 19-11: CONFIGURATION REGISTER 7 HIGH (CONFIG7H: BYTE ADDRESS 30000Dh)

bit 7 Unimplemented: Read as '0'

bit 6 **EBTRB:** Boot Block Table Read Protection bit

1 = Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks

0 = Boot Block (000000-0001FFh) protected from Table Reads executed in other blocks

#### bit 5-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	P =Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when dev	ice is unprogrammed	u = Unchanged from programmed state

# REGISTER 19-12: DEVICE ID REGISTER 1 FOR PIC18FXX2 DEVICE

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
 bit 7							bit 0

bit 7-5 DEV2:DEV0: Device ID bits

000	= PIC18F252	2
001	= PIC18F452	2
100	= PIC18F242	2
101	= PIC18F442	2

bit 4-0 **REV4:REV0:** Revision ID bits These bits are used to indicate the device revision

These bits are used to indicate the device revision

Legend:		
R = Readable bit	P =Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

# REGISTER 19-13: DEVICE ID REGISTER 2 FOR PIC18FXX2 DEVICE

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

bit 7-0 DEV10:DEV3: Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number

Legend:		
R = Readable bit	P =Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	ce is unprogrammed	u = Unchanged from programmed state

# 19.2 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO/ RA6 pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the RCON register will be cleared upon a WDT time-out.

The Watchdog Timer is enabled/disabled by a device configuration bit. If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit enables/ disables the operation of the WDT.

The WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT postscaler may be assigned using the configuration bits.

s clear
ned to
out and
on.

Note: When a CLRWDT instruction is executed and the postscaler is assigned to the WDT, the postscaler count will be cleared, but the postscaler assignment is not changed.

### 19.2.1 CONTROL REGISTER

Register 19-14 shows the WDTCON register. This is a readable and writable register, which contains a control bit that allows software to override the WDT enable configuration bit, only when the configuration bit has disabled the WDT.

### **REGISTER 19-14: WDTCON REGISTER**

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	SWDTEN
bit 7							bit 0

#### bit 7-1 Unimplemented: Read as '0'

bit 0

**SWDTEN:** Software Controlled Watchdog Timer Enable bit

 Watchdog Timer is turned off if the WDTEN configuration bit in the configuration register = '0'

Legend:		
R = Readable bit	W = Writable bit	
U = Unimplemented bit	, read as '0'	- n = Value at POR reset

<sup>1 =</sup> Watchdog Timer is on

### 19.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT Reset period. The postscaler is selected at the time of the device programming, by the value written to the CONFIG2H configuration register.




FIGURE 19-1: WATCHDOG TIMER BLOCK DIAGRAM

# TABLE 19-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	—	_	_	—	WDTPS2	WDTPS2	WDTPS0	WDTEN
RCON	IPEN	_	_	RI	TO	PD	POR	BOR
WDTCON	_			_			_	SWDTEN

Legend: Shaded cells are not used by the Watchdog Timer.

# 19.3 Power-down Mode (SLEEP)

Power-down mode is entered by executing a  $\ensuremath{\mathtt{SLEEP}}$  instruction.

If enabled, the Watchdog Timer will be cleared, but keeps running, the PD bit (RCON<3>) is cleared, the TO (RCON<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

#### 19.3.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a Peripheral Interrupt.

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write.
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. TMR3 interrupt. Timer3 must be operating as an asynchronous counter.
- 4. CCP Capture mode interrupt.
- 5. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 6. MSSP (START/STOP) bit detect interrupt.
- MSSP transmit or receive in Slave mode (SPI/I<sup>2</sup>C).
- 8. USART RX or TX (Synchronous Slave mode).
- 9. A/D conversion (when A/D clock source is RC).
- 10. EEPROM write operation complete.
- 11. LVD interrupt.

Other peripherals cannot generate interrupts, since during SLEEP, no on-chip clocks are present.

External MCLR Reset will cause a device RESET. All other events are considered a continuation of program execution and will cause a "wake-up". The TO and PD bits in the RCON register can be used to determine the cause of the device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared, if a WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 2) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

#### 19.3.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If an interrupt condition (interrupt flag bit and interrupt enable bits are set) occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt condition occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

#### WAKE-UP FROM SLEEP THROUGH INTERRUPT<sup>(1,2)</sup> **FIGURE 19-2:**

: Q1  Q2  Q3  Q4 OSC1/77_7_	; Q1  Q2  Q3  Q4 /~	Q1			Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4;	Q1  Q2  Q3  Q4;
	<u>نے۔۔۔</u>	\	TOST <sup>(2)</sup>		<u>\</u> /	\\	
INT pin	1 1	1 1 1 1	· · ·	1	1 1	1 I	1
INTF flag (INTCON<1>)	1 1 1	\			Interrupt Latency	(3)	1 
GIEH bit (INTCON<7>)	1 1 1	Processor in SLEEP		   	<u> </u>		1 1 1
INSTRUCTION FLOW	i I	· · ·		1	1 1	I I	I I
PC Y PC	PC+2	Х РС+	+4	PC+4	X PC + 4	X 0008h	( 000Ah
Instruction { Inst(PC) = SLEEP	Inst(PC + 2)	1 1 1	, , ,	Inst(PC + 4)	1 1 1	Inst(0008h)	Inst(000Ah)
Instruction { Inst(PC - 1)	SLEEP	1 1 1		Inst(PC + 2)	Dummy Cycle	Dummy Cycle	Inst(0008h)

Note

XT, HS or LP oscillator mode assumed.
 GIE = '1' assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
 Tost = 1024Tosc (drawing not to scale). This delay will not occur for RC and EC osc modes.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

# 19.4 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 FLASH devices differs significantly from other PICmicro devices.

The user program memory is divided into five blocks. One of these is a boot block of 512 bytes. The remainder of the memory is divided into four blocks on binary boundaries. Each of the five blocks has three code protection bits associated with them. They are:

- Code Protect bit (CPn)
- Write Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 19-3 shows the program memory organization for 16- and 32-Kbyte devices, and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 19-3.

### FIGURE 19-3: CODE PROTECTED PROGRAM MEMORY FOR PIC18F2XX/4XX

MEMORY SIZ	ZE / DEVICE		Block Code Protection
16 Kbytes (PIC18FX42)	32 Kbytes (PIC18FX52)	Address Range	Controlled By:
Boot Block	Boot Block	000000h 0001FFh	CPB, WRTB, EBTRB
Block 0	Block 0	000200h 001FFFh	CP0, WRT0, EBTR0
Block 1	Block 1	002000h 003FFFh	CP1, WRT1, EBTR1
Unimplemented Read 0s	Block 2	004000h 005FFFh	CP2, WRT2, EBTR2
Unimplemented Read 0s	Block 3	006000h 007FFFh	CP3, WRT3, EBTR3
Unimplemented Read 0s	Unimplemented Read 0s	008000h	(Unimplemented Memory Space)
		1FFFFFh	

# TABLE 19-3: SUMMARY OF CODE PROTECTION REGISTERS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	—	—	—	—	CP3	CP2	CP1	CP0
300009h	CONFIG5H	CPD	CPB	—	—	—	_	—	_
30000Ah	CONFIG6L		—	—	—	WRT3	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	—	_	—	_
30000Ch	CONFIG7L	_	—	—	—	EBTR3	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	—	—	—	—	—	—

Legend: Shaded cells are unimplemented.

#### 19.4.1 PROGRAM MEMORY CODE PROTECTION

The user memory may be read to or written from any location using the Table Read and Table Write instructions. The device ID may be read with Table Reads. The configuration registers may be read and written with the Table Read and Table Write instructions.


In user mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from Table Writes if the WRTn configuration bit is '0'. The EBTRn bits control Table Reads. For a block of user memory with the EBTRn bit set to '0', a Table Read instruction that executes from within that block is allowed to read. A Table Read instruction that executes from a location

outside of that block is not allowed to read, and will result in reading '0's. Figures 19-4 through 19-6 illustrate Table Write and Table Read protection.

**Note:** Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.


#### **Register Values** Program Memory **Configuration Bit Settings** 000000h WRTB, EBTRB = 11 0001FFh 000200h TBLPTR = 000FFF WRT0,EBTR0 = 01 PC = 001FFETBLWT \* 001FFFh 002000h WRT1,EBTR1 = 11 003FFFh 004000h PC = 004FFETBLWT \* WRT2, EBTR2 = 11 005FFFh 006000h WRT3, EBTR3 = 11 007FFFh **Results:** All Table Writes disabled to Blockn whenever WRTn = '0'.

# FIGURE 19-4: TABLE WRITE (WRTn) DISALLOWED



### FIGURE 19-5: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

# FIGURE 19-6: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



#### 19.4.2 DATA EEPROM CODE PROTECTION

The entire Data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of Data EEPROM. WRTD inhibits external writes to Data EEPROM. The CPU can continue to read and write Data EEPROM regardless of the protection bit settings.

#### 19.4.3 CONFIGURATION REGISTER PROTECTION

The configuration registers can be write protected. The WRTC bit controls protection of the configuration registers. In user mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

# 19.5 ID Locations

Eight memory locations (20000h - 200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are accessible during normal execution through the TBLRD and TBLWT instructions, or during program/verify. The ID locations can be read when the device is code protected.

# 19.6 In-Circuit Serial Programming

PIC18FXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

# 19.7 In-Circuit Debugger

When the DEBUG bit in configuration register CONFIG4L is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB<sup>®</sup> IDE. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 19-4 shows which features are consumed by the background debugger.

TABLE 19-4: DEBUGGER RESOURCES	TABLE 19-4:	DEBUGGER RESOURCES
--------------------------------	-------------	--------------------

I/O pins	RB6, RB7
Stack	2 levels
Program Memory	512 bytes
Data Memory	10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to  $\overline{\text{MCLR}}/\text{VPP}$ , VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

# 19.8 Low Voltage ICSP Programming

The LVP bit configuration register CONFIG4L enables low voltage ICSP programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH, but can instead be left at the normal operating voltage. In this mode, the RB5/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR/VPP pin. To enter Programming mode, VDD must be applied to the RB5/PGM, provided the LVP bit is set. The LVP bit defaults to a ('1') from the factory.

- Note 1: The High Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
  - 2: While in low voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O pin.
  - 3: When using low voltage ICSP programming (LVP) and the pull-ups on PORTB are enabled, bit 5 in the TRISB register must be cleared to disable the pull-up on RB5 and ensure the proper operation of the device.

If Low Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB5/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on MCLR/VPP. The LVP bit can only be charged when using high voltage on MCLR.

It should be noted that once the LVP bit is programmed to 0, only the High Voltage Programming mode is available and only High Voltage Programming mode can be used to program the device.

When using low voltage ICSP, the part must be supplied 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect bits from an on-state to off-state. For all other cases of low voltage ICSP, the part may be programmed at the normal operating voltage. This means unique user IDs, or user code can be reprogrammed or added.

# 20.0 INSTRUCTION SET SUMMARY

The PIC18FXXX instruction set adds many enhancements to the previous PICmicro instruction sets, while maintaining an easy migration from these PICmicro instruction sets.

Most instructions are a single program memory word (16-bits), but there are three instructions that require two program memory locations.

Each single word instruction is a 16-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18FXXX instruction set summary in Table 20-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 20-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the Call or Return instructions (specified by 's')
- The mode of the Table Read and Table Write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for three double-word instructions. These three instructions were made double-word instructions so that all the required information is available in these 32 bits. In the second word, the 4-MSbs are 1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Twoword branch instructions (if true) would take 3  $\mu$ s.

Figure 20-1 shows the general formats that the instructions can have.

All examples use the format `nnh' to represent a hexadecimal number, where `h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 20-2, lists the instructions recognized by the Microchip Assembler (MPASM<sup>TM</sup>).

Section 20.1 provides a description of each instruction.

# TABLE 20-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7)
BSR	Bank Select Register. Used to select the current RAM bank.
d	Destination select bit;
	d = 0: store result in WREG,
_	d = 1: store result in file register f.
dest	Destination either the WREG register or the specified register file location
f	8-bit Register file address (0x00 to 0xFF)
fs	12-bit Register file address (0x000 to 0xFFF). This is the source address.
fd	12-bit Register file address (0x000 to 0xFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)
label	Label name
mm	The mode of the TBLPTR register for the Table Read and Table Write instructions Only used with Table Read and Table Write instructions:
*	No Change to register (such as TBLPTR with Table reads and writes)
*+	Post-Increment register (such as TBLPTR with Table reads and writes)
*_	Post-Decrement register (such as TBLPTR with Table reads and writes)
+*	Pre-Increment register (such as TBLPTR with Table reads and writes)
n	The relative address (2's complement number) for relative branch instructions, or the direct address for Call/
11	Branch and Return instructions
PRODH	Product of Multiply high byte
PRODL	Product of Multiply low byte
s	Fast Call / Return mode select bit.
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
u	Unused or Unchanged
WREG	Working register (accumulator)
х	Don't care (0 or 1)
	The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a Program Memory location) 8-bit Table Latch
TABLAT	
TOS	Top-of-Stack
PC	Program Counter Program Counter Low Byte
PCL	5
PCH	Program Counter High Byte Program Counter High Byte Latch
PCLATH	
PCLATU	Program Counter Upper Byte Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer
	Time-out bit
PD	Power-down bit
C, DC, Z, OV, N	ALU status bits Carry, Digit Carry, Zero, Overflow, Negative
	Optional
( )	Contents
$\rightarrow$	Assigned to
< >	Register bit field
€	In the set of
italics	User defined term (font is courier)

FIGURE 20-1:	GENERAL FORMAT FOR INSTRUCTIONS	
	Byte-oriented file register operations	Example Instruction
	15109870 $OPCODE$ daf (FILE #)d = 0 for result destination to be WREG registerd = 1 for result destination to be file register (f)a = 0 to force Access Banka = 1 for BSR to select bankf = 8-bit file register address	ADDWF MYREG, W, B
	Byte to Byte move operations (2-word)	
	15       12       11       0         OPCODE       f (Source FILE #)         15       12       11       0         1111       f (Destination FILE #)         f = 12-bit file register address	MOVFF MYREG1, MYREG2
	Bit-oriented file register operations	
	15 12 11 9 8 7 0 OPCODE b (BIT #) a f (FILE #) b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	BSF MYREG, bit, B
	Literal operations	
	15     8     7     0       OPCODE     k (literal)	MOVLW 0x7F
	k = 8-bit immediate value	
	Control operations CALL, GOTO and Branch operations 15 8 7 0	
	OPCODE n<7:0> (literal)	GOTO Label
	15         12         11         0           1111         n<19:8> (literal)	
	n = 20-bit immediate value	
	15     8     7     0       OPCODE     S     n<7:0> (literal)       15     12     11     0       n<19:8> (literal)	CALL MYFUNC
	S = Fast bit	
	15 11 10 0 OPCODE n<10:0> (literal)	BRA MYFUNC
	15         8         7         0           OPCODE         n<7:0> (literal)         1	BC MYFUNC

# TABLE 20-2: PIC18FXXX INSTRUCTION SET

Mnemo	onic,	Description	Cycles	16-E	Bit Instr	uction V	Status	Notos	
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED F	FILE REGISTER OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1 ΄	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)		11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)		11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)		11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)		10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1		00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1		00da	ffff	ffff	Z, N	1
MOVFF	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to 1st word	2		ffff	ffff	ffff	,	•
MOVI I	's, 'd	f <sub>d</sub> (destination)2nd word	2		ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1		001a	ffff		None	
NEGF	f, a	Negate f	1		110a	ffff	ffff	C, DC, Z, OV, N	1, 2
RLCF	f, d, a	Rotate Left f through Carry	1		01da	ffff		C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100		ffff	ffff	Z, N	1, 2
RRCF	f, d, a	Rotate Right f through Carry	1		00da	ffff	ffff	C, Z, N	1, 2
RRNCF	f, d, a	Rotate Right f (No Carry)	1		000a 00da	ffff	ffff		
SETF	f, a	Set f	1		100a	ffff	ffff	None	
SUBFWB	f, d, a	Subtract f from WREG with	1		100a 01da	fff	ffff		1.2
SUDEND	1, U, a	borrow	1	0101	UIDa	LLLL	LLLL	C, DC, Z, OV, N	1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with borrow	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2
SWAPF	fda		1	0011	104-	ffff	<i><b><i><b>६</b> <i>६ ६ ६ ६</i></i></b></i>	None	4
TSTFSZ	f, d, a f o	Swap nibbles in f Test f, skip if 0	1 (2 or 3)		10da		ffff		4 1, 2
XORWF	f, a f d a	· · · · ·	1 (2 or 3)	0110	011a 10da	ffff ffff	IIII ffff	None	1,∠
-	f, d, a	Exclusive OR WREG with f	1	0001	IUda	LLLL	LLLL	Z, N	
		E REGISTER OPERATIONS	1.	1				l	
BCF	f, b, a	Bit Clear f	1		bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1		bbba	ffff	ffff	None	1, 2
BTFSC		Bit Test f, Skip if Clear	1 (2 or 3)		bbba	ffff	ffff	None	3, 4
BTFSS		Bit Test f, Skip if Set	1 (2 or 3)		bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

Mnemo	onic,	Description	Cycles	16-E	Bit Instr	uction V	Vord	Status	Notes
Operands		Description	Cycles	MSb			LSb	Affected	Notes
CONTROL	OPERA	TIONS		-					
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation (Note 4)	1	1111	xxxx	xxxx	xxxx	None	
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device RESET	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into standby mode	1	0000	0000	0000	0011	TO, PD	

#### TABLE 20-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

TABLE 20-2:	PIC18FXXX INSTRUCTION SET (	CONTINUED)
-------------	-----------------------------	------------

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status	Natas
				MSb			LSb	Affected	Notes
LITERAL OPERATIONS									
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSRx 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEMORY ↔ PROGRAM MEMORY OPERATIONS									
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decre-		0000	0000	0000	1010	None	
TBLRD+*		ment		0000	0000	0000	1011	None	
TBLWT*		Table Read with pre-increment	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table Write		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-increment		0000	0000	0000	1110	None	
TBLWT+*		Table Write with post-decre-		0000	0000	0000	1111	None	
		ment							
		Table Write with pre-increment							

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

#### 20.1 Instruction Set

ADD	DLW	ADD liter	al to W			
Synt	ax:	[label] A	DDLW	k		
Ope	rands:	$0 \le k \le 25$	55			
Ope	ration:	(W) + k –	→ W			
State	us Affected:	N, OV, C,	DC, Z			
Encoding:		0000	1111	kkk	k	kkkk
Description:		The conte 8-bit litera placed in	al 'k' and			
Words:		1				
Cycl	es:	1				
QC	cycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'k'	Proce Data		Wr	ite to W
<u>Exa</u>	<u>mple</u> : Before Instru W = After Instruct W =	ox10	0x15			

ADDWF	ADD W to	o f			
Syntax:	[ <i>label</i> ] A	DDWF	f [,c	1 [,a	] f [,d [,a]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5			
Operation:	(W) + (f) -	→ dest			
Status Affected:	N, OV, C,	DC, Z			
Encoding:	0010	01da	fff	f	ffff
Description:	Add W to result is s result is s (default). Bank will BSR is us	tored in tored ba If 'a' is 0 be selec	W. If ck in , the	'd' is regi Acc	s 1, the ister 'f' ess
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	6		Q4
Decode	Read register 'f'	Proce Data			/rite to stination
Example:	ADDWF	REG,	0, 0		
Before Instru	ction				
W REG After Instruct	= 0x17 = 0xC2 ion				
W REG	= 0xD9 = 0xC2				

ADDWFC ADD W and Carry bit to f							
Syntax:		[ <i>label</i> ] A[	DDWFC	f [,d [,a	a]		
Operands:		0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Operation:		(W) + (f) +	$(C) \rightarrow dest$				
Status Affe	cted:	N,OV, C, [	DC, Z				
Encoding:		0010	00da f	fff	ffff		
Description: Add W, the Carry Flag and data memory location 'f'. If 'd' is 0, the result is placed in W. If 'd' is 1, th result is placed in data memory le tion 'f'. If 'a' is 0, the Access Ban will be selected. If 'a' is 1, the BS will not be overridden.					), the 1, the ory loca- Bank		
Words:		1					
Cycles:		1					
Q Cycle A	ctivity:						
Q	1	Q2	Q3		Q4		
Deco	ode	Read register 'f'	Process Data		rite to ination		
Example:		ADDWFC	REG, 0,	1			
	Instru arry bit EG						
	nstruct arry bit EG						

ANDLW	AND liter	AND literal with W				
Syntax:	[label] A	[label] ANDLW k				
Operands:	$0 \le k \le 25$	5				
Operation:	(W) .AND	. $k \to W$				
Status Affected:	N,Z					
Encoding:	0000	1011	kkk}	k kkkk		
Description: Words:	the 8-bit li placed in 1		The re	esult is		
Cycles:	1					
Q Cycle Activity:	:					
Q1	Q2	Q3	3	Q4		
Decode	Read literal 'k'	Proce Data		Write to W		
Example:	ANDLW	0x5F				
Refore Instru	uction					

Before Instr	uctio	n
W	=	0xA3
After Instruc	ction	
W	=	0x03

W

= 0x50

1; address (HERE+12) 0; address (HERE+2)

ANDWF	AND W with f		BC	Branch if	Carry	
Syntax:	[label] ANDWF	f [,d [,a]	Syntax:	[ <i>label</i> ] B	BC n	
Operands:	$0 \le f \le 255$		Operands:	-128 ≤ n ≤	≤ 127	
	d ∈ [0,1] a ∈ [0,1]		Operation:	if carry bit (PC) + 2	∷is '1' 2 + 2n → PC	
Operation:	(W) .AND. (f) $\rightarrow$ de	st	Status Affected	d: None		
Status Affected:	N,Z		Encoding:	1110	0010 nn	nn nnnn
Encoding:	0001 01da	ffff ffff	Description:	If the Carr	ry bit is '1', th	ien the
Description:	The contents of W a register 'f'. If 'd' is 0 stored in W. If 'd' is stored back in regis 'a' is 0, the Access selected. If 'a' is 1, be overridden (defa	, the result is 1, the result is ster 'f' (default). If Bank will be the BSR will not		The 2's co added to t have incre instruction PC+2+2n	the PC. Since	
Words:	1		Words:	1		
Cycles:	1		Cycles:	1(2)		
Q Cycle Activity:			Q Cycle Activ	ity:		
Q1	Q2 Q3	Q4	If Jump:			
Decode	Read Proces		Q1	Q2	Q3	Q4
	register 'f' Data	destination	Decode	Read literal 'n'	Process Data	Write to PC
Example:	ANDWF REG, 0	, 0	No operation	No operation	No operation	No operation
Before Instru	iction		If No Jump:	operation	operation	operation
W REG	= 0x17		Q1	Q2	Q3	Q4
After Instruct	= 0xC2		Decode	Read literal	Process	No
W	= 0x02			'n	Data	operation
REG	= 0xC2		Example:	HERE	BC 5	
			Before Ins PC		ldress (HERE	)

After Instruction

If Carry PC If Carry PC

= = =

BCF	Bit Clear	f		
Syntax: [ label ] BCF f,b[,a]				
Operands: $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$				
Operation:	$0 \rightarrow f < b >$			
Status Affected:	None			
Encoding:	1001	bbba	ffff	ffff
Description:	Bit 'b' in re is 0, the A selected, If 'a' = 1, t selected a (default).	overridir then the	ank will I ng the BS bank wil	be SR value. I be
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q	3	Q4
Decode	Read register 'f'	Proce Data		Write gister 'f'
Example:	BCF	FLAG_RE	G, 7,	0
After Instruct	$\Xi G = 0xC7$			

BN	Branch if	Negativ	ve	
Syntax:	[ <i>label</i> ] B	Nn		
Operands:	-128 ≤ n ≤	127		
Operation:	if negative (PC) + 2 +			
Status Affected:	None			
Encoding:	1110	0110	nnnn	nnnn
	program v The 2's cc added to t have incre instruction PC+2+2n. a two-cycl	mpleme he PC. emented , the ne This in	ent nun Since I to feto w addr structi	the PC wi ch the nex ress will be
Words:	1			
Cycles:	1(2)			
Q Cycle Activity If Jump:	:			
Q1	Q2	Q3	3	Q4
Decode	Read literal 'n'	Proce Data	•••	Vrite to PC
No	No	No		No
operation	operation	operat	ion	operation
If No Jump:	_	_		
Q1	Q2	Q3		Q4
Decode	Read literal 'n'	Proce Data		No operation
Example:	HERE	BN	Jump	

Before Instruction PC	n =	address	(HERE)
After Instruction			
If Negative	=	1;	
PC If Negative	=	address 0:	(Jump)
PC	=		(HERE+2)

BNC	Branch if	Not Carry		BNN		Branch if	Not Negati	ve
Syntax:	[ <i>label</i> ] B	[ <i>label</i> ] BNC n		Syntax:		[ <i>label</i> ] BNN n		
Operands:	-128 ≤ n ≤	127		Operands	:	-128 ≤ n ≤	127	
Operation:	if carry bit (PC) + 2 +			Operation	:	if negative bit is '0' (PC) + 2 + 2n $\rightarrow$ PC		
Status Affected	None			Status Affe	ected:	None		
Encoding:	1110	0011 nn	nn nnnn	Encoding:		1110	0111 nn	nn nnnn
Description:	program w The 2's co added to t have incre instruction PC+2+2n.	he PC. Since	umber '2n' is the PC will etch the next ldress will be ction is then	Descriptio	n:	program w The 2's co added to t have incre instruction PC+2+2n.	mplement n he PC. Sind mented to f i, the new ac	umber '2n' is the PC will etch the next dress will be ction is then
Words:	1			Words:		1		
Cycles:	1(2)			Cycles:		1(2)		
Q Cycle Activit If Jump:	y:			Q Cycle / If Jump:	Activity:			
Q1	Q2	Q3	Q4	(	Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC	Dec	code	Read literal 'n'	Process Data	Write to PC
No	No	No	No	-	10	No	No	No
operation If No Jump:	operation	operation	operation	oper If No Jurr	ation	operation	operation	operation
II NO JUMP. Q1	Q2	Q3	Q4		ιρ. 21	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation			Read literal 'n'	Process Data	No operation
Example:	HERE	BNC Jump	)	Example:		HERE	BNN Jum <u>r</u>	)
Before Inst PC After Instru If Carry P	= ad ction = 0;	dress (HERE dress (Jump)		F After	e Instruc PC Instructi Negative PC	= ad ion e = 0;	dress (HERE dress (Jump	

BNOV	Branch if	Not Overflo	w	BNZ
Syntax:	[ <i>label</i> ] B	NOV n		Syntax:
Operands:	-128 ≤ n ≤	127		Operands:
Operation:	if overflow (PC) + 2 +	bit is '0' - 2n $\rightarrow$ PC		Operation:
Status Affected	None			Status Affect
Encoding:	1110	0101 nn:	nn nnnn	Encoding:
Description:	program v The 2's cc added to t have incre instruction PC+2+2n.	he PC. Since mented to fe	umber '2n' is e the PC will etch the next dress will be ction is then	Description
Words:	1			Words:
Cycles:	1(2)			Cycles:
Q Cycle Activit If Jump:	y:			Q Cycle Ao If Jump:
Q1	Q2	Q3	Q4	Q
Decode	Read literal 'n'	Process Data	Write to PC	Deco
No	No	No	No	No
operation If No Jump:	operation	operation	operation	opera If No Jump
Q1	Q2	Q3	Q4	Q'
Decode	Read literal 'n'	Process Data	No operation	Deco
<u>Example</u> : Before Inst	HERE	BNOV Jump		<u>Example</u> : Before
PC After Instru If Overl	= ad ction low = 0;	dress (HERE		PC After In If Z
lf Over P(	low = 1;	dress (HERE		If Z

BNZ	Branch if	Not Zer	0				
Syntax:	[ <i>label</i> ] B	[ <i>label</i> ] BNZ n					
Operands:	-128 ≤ n ≤	127					
Operation:	if zero bit i (PC) + 2 +		С				
Status Affected:	None						
Encoding:	1110	0001	nnnn	nnnn			
Description:	If the Zero gram will b The 2's co added to t have incre instruction PC+2+2n. a two-cycl	oranch. ompleme he PC. S emented n, the new This ins	nt numb Since the to fetch v addres struction	er '2n' is e PC will the next s will be			
Words:	1						
Cycles:	1(2)						
Q Cycle Activity If Jump:	y:						
Q1	Q2	Q3		Q4			
Decode	Read literal 'n'	Proces Data	s Wri	te to PC			
No	No	No		No			
operation	operation	operatio	on op	eration			
If No Jump:							
	Q2	Q3		Q4			
Q1	QZ			<b>.</b>			
•	Read literal	Proces	s	No			
Q1		Proces Data	-				

Before Instruction	n		
PC	=	address	(HERE)
After Instruction			
If Zero	=	0;	
PC	=	address	(Jump)
If Zero	=	1;	
PC	=	address	(HERE+2)

BRA	l l	Unconditi	onal Branc	h	BS	F	Bit Set f			
Synt	ax:	[ <i>label</i> ] BRA n			Syr	ntax:	[ <i>label</i> ] B	[label] BSF f,b[,a]		
Ope	rands:	$-1024 \le n \le 1023$		Ор	Operands: $0 \le f \le 255$		5			
	ration:	(PC) + 2 +	$2n \rightarrow PC$				0≤b≤7 a∈[0,1]			
State	us Affected:	None			Ор	eration:	$1 \rightarrow f < b >$			
Enco	oding:	1101	0nnn nn	nn nnnn	Sta	Status Affected:	None			
Des	cription:	Add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two- cycle instruction.		End	Encoding: 1000 bbl Description: Bit 'b' in regist Access Bank riding the BSF		bbba ff:	ff ffff		
							ank will be se BSR value. It vill be selecte	ster 'f' is set. If 'a' is 0 < will be selected, over- R value. If 'a' = 1, then be selected as per the		
Wor		1			Mo	rds:	1			
Cycl	es:	2					-			
QC	Cycle Activity					cles:	1			
	Q1	Q2	Q3	Q4	Q	Cycle Activity		00	04	
	Decode	Read literal 'n'	Process Data	Write to PC		Q1 Decode	Q2 Read	Q3 Process	Q4 Write	
	No	No	No	No		Decode	register 'f'	Data	register 'f'	
	operation	operation	operation	operation	<u>Exa</u>	ample:	BSF F	LAG_REG, 7	, 1	
Example:HEREBRAJumpBefore InstructionPC=address(HERE)After Instruction				Before Instru FLAG_R After Instruc FLAG_R	EG = 0x0 tion					
	PC	= ad	dress (Jump	)						

BTFSC	Bit Test Fil	le, Skip if Cle	ear	BTFSS
Syntax:	[label] BT	FSC f,b[,a]		Syntax:
Operands:	$0 \le f \le 255$			Operands:
	$0 \le b \le 7$			
Operation	$a \in [0,1]$	<b>)</b> 0		Operation
Operation:	skip if (f <b>) = 0 None</b>			Operation:
Status Affected:				Status Affected:
Encoding:	1011	bbba ff:		Encoding:
Description:	If bit 'b' in register 'f' is 0, then the next instruction is skipped. If bit 'b' is 0, then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			Description:
Words:	1	. ,		Words:
Cycles:	1(2)			Cycles:
		ycles if skip a		
	by	a 2-word inst	ruction.	
Q Cycle Activity:	00	00	04	Q Cycle Activity:
Q1 Decode	Q2 Read	Q3 Process Data	Q4 No	Q1 Decode
Decode	register 'f'	1100000 Data	operation	Debbad
lf skip:				If skip:
Q1	Q2	Q3	Q4	Q1
No	No	No	No	No
operation If skip and follow	operation	operation	operation	operation If skip and follow
Q1	Q2	Q3	Q4	Q1
No	No	No	No	No
operation	operation	operation	operation	operation
No	No	No	No	No
operation	operation	operation	operation	operation
<u>Example</u> :	HERE BI FALSE : TRUE :	FFSC FLAG	, 1, 0	Example:
Before Instru				Before Instru
PC		ress (HERE)		PC
After Instruct				After Instructi
'If FLAG PC		ress (TRUE)		If FLAG<1 PC
If FLAG<	1> = 1;			If FLAG<1
PC	= add	ress (FALSE)		PC

Syntax:	[label] BT	FSS f,b[,a]			
Operands:	$0 \le f \le 255$				
	0≤b<7 a∈[0,1]				
Operation:	skip if (f <b></b>	.) – 1			
Status Affected:	None	-) - 1			
Encoding:	1010	bbba fff	f ffff		
Description:					
Description.	If bit 'b' in register 'f' is 1, then the next instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruc- tion execution, is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words: 1					
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read	Process Data	No		
If skip:	register 'f'		operation		
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
If skip and follow	ed by 2-word	instruction:			
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
No operation	No operation	No operation	No operation		
Example:		TFSS FLAG			
Before Instru PC	ction	ress (HERE)			
PC = address (HERE) After Instruction If FLAG<1> = 0; PC = address (FALSE) If FLAG<1> = 1; PC = address (TRUE)					

Bit Test File, Skip if Set

BTG	<b>;</b>	Bit Toggle	e f			
Synt	tax:	[ <i>label</i> ] B	TG f,b[,a	]		
Ope	rands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]	a ∈ [0,1]			
Ope	ration:	$(\overline{f}) \to f$				
Statu	us Affected:	None				
Enco	oding:	0111	bbba	ffff	ffff	
Des	cription:	Bit 'b' in data memory location 'f' is inverted. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Wor	ds:	1				
Cycl	les:	1				
QC	Cycle Activity:					
	Q1	Q2	Q3	(	Q4	
	Decode	Read register 'f'	Process Data	-	/rite ster 'f'	
	mple: Before Instru PORTC After Instruct PORTC	iction: = 0111 0 tion:	PORTC, 0101 <b>[0x7</b> 0101 <b>[0x6</b>	5]		

Synt	ax:	[label] B	OV n				
Ope	rands:						
	ration:		if overflow bit is '1' (PC) + 2 + 2n $\rightarrow$ PC				
State	us Affected:	None					
Enco	oding:	1110	1110 0100 nnnn nnnn				
Des	cription:	If the Overflow bit is '1', then the program will branch. The 2's complement number '2n' i added to the PC. Since the PC w have incremented to fetch the new instruction, the new address will b PC+2+2n. This instruction is ther a two-cycle instruction.					
Wor	ds:	1					
Cycl	es:	1(2)					
	Cycle Activity	:					
		00	0.0		<b>0</b> 4		
	Q1	Q2	Q3		Q4		
	Q1 Decode	Q2 Read literal 'n'	Q3 Proce Data	ss \	Q4 Write to PC		
		Read literal	Proce	ss \ a			
	Decode	Read literal 'n	Proce Data	ss \ a	Write to PC		
lf N	Decode No	Read literal 'n' No	Proce Data No	ss \ a	No No		
lf N	Decode No operation	Read literal 'n' No	Proce Data No	ss \ a ion	No No		
lf N	Decode No operation o Jump:	Read literal 'n' No operation Q2 Read literal	Proce Data No operat Q3 Proce	ss \ a ion ss	Write to PC No operation Q4 No		
lf N	Decode No operation o Jump: Q1	Read literal 'n' No operation Q2	Proce Data No operat	ss \ a ion ss	Write to PC No operation Q4		
	Decode No operation o Jump: Q1	Read literal 'n' No operation Q2 Read literal 'n' HERE	Proce Data No operat Q3 Proce Data	ss \ a ion ss	Write to PC No operation Q4 No		

ΒZ		Branch if	Branch if Zero				
Synt	ax:	[ <i>label</i> ] B	Zn				
Ope	rands:	-128 ≤ n ≤	127				
Ope	ration:	if Zero bit (PC) + 2 +	-				
Status Affected: None							
Enco	oding:	1110 0000 nnnn nnnn					
Desc	cription:	If the Zero bit is '1', then the pro- gram will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.					
Word	ds:	1					
Cycl	es:	1(2)					
QC	cycle Activity: ump:	. ,					
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC			
	No	No	No	No			
IF NI	operation	operation	operation	operation			
	o Jump: Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	No operation			
Example: HERE BZ Jump Before Instruction							
	PC After Instruc If Zero PC If Zero PC	tion = 1; = ade = 0;	dress (HERE dress (Jump dress (HERE	)			

CALL	Subroutir	ne Call				
Syntax:	[label]	CALL k	[,s]			
Operands:	0 ≤ k ≤ 10 s ∈ [0,1]	48575				
Operation:	$k \rightarrow PC < 2$ if s = 1 (W) $\rightarrow$ WS (STATUS)	$\begin{array}{l} (PC) + 4 \rightarrow TOS, \\ k \rightarrow PC < 20:1 >, \\ \text{if } s = 1 \\ (W) \rightarrow WS, \\ (STATUS) \rightarrow STATUSS, \\ (BSR) \rightarrow BSRS \end{array}$				
Status Affected:	None					
Encoding: 1st word (k<7:0= 2nd word(k<19:8		110s k <sub>19</sub> kkk	k <sub>7</sub> kkk kkkk	kkkk <sub>0</sub> kkkk <sub>8</sub>		
Description: Subroutine call of entire 2 Mbyte memory range. First, return address (PC+ 4) is pushed onto th return stack. If 's' = 1, the W, STATUS and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1>. CALL is a two-cycle instruction.						
Words:	2	-				
Cycles:	2					
Q Cycle Activity						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'<7:0>,	Push Po stack	k 'k'	ad literal <19:8>, ite to PC		
No	No	No		No		
operation	operation	operati	on op	peration		
Example:	HERE	CALL	THERE,	1		
Before Instr PC		S (HERE	)			
After Instruc PC TOS WS BSRS STATUS	= address = address = W = BSR	S (HERE				

CLRF	Clear f	CLRWDT	Clear Watchdog Timer
Syntax:	[ <i>label</i> ] CLRF f [,a]	Syntax:	[label] CLRWDT
Operands:	$0 \le f \le 255$	Operands:	None
- ·	a ∈ [0,1]	Operation:	$000h \rightarrow WDT$ ,
Operation:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$		$\begin{array}{l} 000h \rightarrow WDT \text{ postscaler,} \\ 1 \rightarrow TO, \end{array}$
Status Affected:	Z		$1 \rightarrow \overline{PD}$
Encoding:	- 0110 101a ffff ffff	Status Affected:	TO, PD
Description:	Clears the contents of the specified	Encoding:	0000 0000 0000 0100
	register. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits TO and PD are set.
	(default).	Words:	1
Words:	1	Cycles:	1
Cycles:	1	Q Cycle Activity:	
Q Cycle Activity		Q1	Q2 Q3 Q4
Q1 Decode	Q2 Q3 Q4 Read Process Write register 'f' Data register 'f'	Decode	NoProcessNooperationDataoperation
		Example:	CLRWDT
Example:	CLRF FLAG_REG, 1	Before Instru WDT Co	
Before Instru FLAG_R		After Instruct	
After Instruc FLAG_R	tion	WDT Co WDT Pos TO PD	unter = 0x00

COMF	Complement f					
Syntax:	[ <i>label</i> ] COMF					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	$(\overline{f}) \rightarrow dest$					
Status Affected:	N, Z					
Encoding:	0001 11da ffff ffff					
Description:	The contents of register 'f' are com- plemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2 Q3 Q4					
Decode	ReadProcessWrite toregister 'f'Datadestination					
Example:	COMF REG, 0, 0					
Before Instruction REG = 0x13						
After Instructi REG W	ion = 0x13 = 0xEC					

CPF	SEQ	Compare	f with W, sk	ipiff=W				
Synt	ax:	[label] (	CPFSEQ f	,a]				
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	5					
Ope	ration:	(f) – (W), skip if (f) =	= (W)					
			comparison)	1				
Statu	us Affected:	None	None					
Enco	oding:	0110	001a ffi	ff ffff				
Desc	cription:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruc- tion is discarded and a NOP is exe- cuted instead, making this a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, over riding the BSR value. If 'a' = 1, ther the bank will be selected as per the BSR value (default).						
Words: 1								
Cycl		1(2)						
QC	Sycle Activity:	by	cycles if skip a 2-word ins					
	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process Data	No operation				
lf sk	(in:	register i	Dala	operation				
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
lf sk	kip and follow	ed by 2-wor	d instruction:					
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation No	operation No	operation No	operation No				
	operation	operation	operation	operation				
<u>Exar</u>	<u>mple</u> :	HERE NEQUAL EQUAL	CPFSEQ REG : :	÷, 0				
	Before Instru	uction						
	PC Addre		RE					
	W REG	= ? = ?						
	After Instruct	-						
	If REG	= W						
	PC	= Ac	dress (EQUA	L)				
	If REG PC	≠ W		<b>λ</b> Τ \				
	PU	= Ac	Idress (NEQU	нц)				

CPF	SGT	Compare	f with W, s	kip if f > W			
Synt	ax:	[label] (	CPFSGT f	[,a]			
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	5				
Ope	ration:		(f) – (W), skip if (f) > (W) (unsigned comparison)				
Statu	us Affected:	None					
Enco	oding:	0110 010a ffff ffff					
Des	cription:	Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value					
Wor	ds:	(default). 1					
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.							
QC	cycle Activity:	-					
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
lf sł	(in:	register 'f'	Data	operation			
11 31	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
lf sł	kip and follow	ed by 2-wor	d instructior	n:			
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation No	operation No	operation No	operation No			
	operation	operation	operation	operation			
<u>Exa</u>	<u>mple</u> :	HERE NGREATER GREATER	CPFSGT R : :	EG, 0			
Before Instruction							
	PC	= Ad	dress (HER	E)			
	W	= ?					
	After Instruct						
	If REG PC	> W; = Ad	dress (GRE	ATER)			
	lf REG	= Au ≤ W;		אטיר /			
	PC	·		EATER)			

CPF	SLT	Compare	Compare f with W, skip if f < W			
Synt	ax:	[label]	CPFSLT f[,	a]		
Ope	rands:	0 ≤ f ≤ 25 a ∈ [0,1]	5			
Operation:						
State	us Affected:	None				
Enco	oding:	0110	000a ffi	ff ffff		
Des	cription:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetcher instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected. If 'a is 1, the BSR will not be overridder (default).				
Wor	de:	1				
Cycl		1(2)				
	Cycle Activity:	by	cycles if skip / a 2-word ins			
	Q1	Q2	Q3	Q4		
	Decode	Read	Process	No		
		register 'f'	Data	operation		
lf sl	-	0.0	0.0	<u>.</u>		
	Q1	Q2	Q3	Q4		
	No operation	No operation	No operation	No operation		
lf sl			d instruction:			
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
	No	No	No	No		
	operation	operation	operation	operation		
<u>Exa</u>	<u>mple</u> :	HERE NLESS LESS	CPFSLT REG, : :	1		
	Before Instru					
	PC W	= Ac = ?	ddress (HERE	)		
	After Instruct	-				
	If REG					
	PC		, ddress (LESS	)		
	If REG	≥ W	,	- )		
	PC	= Ac	dress (NLES	S)		

DAW	Decimal A	Adjust W Re	gister	DEC	CF	Decreme	nt f	
Syntax:	[ <i>label</i> ] D/	[ <i>label</i> ] DAW		Syn	tax:	[label] [	[ <i>label</i> ] DECF f[,d[,a]	
Operands: Operation:	None If [W<3:0> >9] or [DC = 1] then (W<3:0>) + $6 \rightarrow$ W<3:0>;		Оре	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
	else	10 / 11<0.	<i></i> ,	Ope	eration:	$(f) - 1 \rightarrow 0$	dest	
	(W<3:0>)	$\rightarrow$ W<3:0>;		Stat	us Affected:	C, DC, N,	OV, Z	
	(W<7:4>) else	<ul> <li>&gt;9] or [C =</li> <li>+ 6 → W&lt;7:</li> <li>→ W&lt;7:4&gt;;</li> </ul>			oding: cription:	result is s		
Status Affected:	С						lf 'a' is 0, the	
Encoding: Description:		0000 000 sts the eight- ng from the e	bit value in			the BSR \ bank will I	be selected, /alue. If 'a' = be selected a e (default).	1, then the
		variables (e		Wor	ds:	1		
	•	backed BCD	nd produces result.	Сус	les:	1		
Words:	1			Q	Cycle Activity	/:		
Cycles:	1				Q1	Q2	Q3	Q4
Q Cycle Activity	/:				Decode	Read register 'f'	Process Data	Write to destination
Q1	Q2	Q3	Q4			register i	Data	destination
Decode	Read register W	Process Data	Write W	<u>Exa</u>	<u>mple</u> : Before Instr		CNT, 1, 0	)
Example1:	DAW				CNT	= 0x01		
Before Instr					Z	= 0		
W C DC	= 0xA5 = 0 = 0				After Instruc CNT Z	= 0x00 = 1		
After Instruc	ction							
W C DC <u>Example 2</u> :	= 0x05 = 1 = 0							
Before Instr	uction							
W C DC	= 0xCE = 0 = 0							
After Instruc	ction							
W C DC	= 0x34 = 1 = 0							

DEC	FSZ	Decremer	Decrement f, skip if 0			
Synt	ax:	[label] [	DECFSZ f	,d [,a]]		
$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Oper	ation:	(f) – 1 $\rightarrow$ c skip if resu				
Statu	is Affected:	None				
Enco	oding:	0010	11da ff	ff ffff		
Desc	ription:	The contents of register 'f' are dec- remented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If the result is 0, the next instruc- tion, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Word	ds:	1				
Cycles: 1(2) <b>Note:</b> 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity:						
	Q1	Q2	Q3	Q4		
	Decode	Read	Process	Write to		
ام ال		register 'f'	Data	destination		
lf sk	· .	Q2	Q3	Q4		
ſ	Q1 No	No	No	No		
	operation	operation	operation	operation		
lf sk	•	ved by 2-wor				
	Q1	Q2	Q3	Q4		
Ī	No	No	No	No		
	operation	operation	operation	operation		
	No	No	No	No		
L	operation	operation	operation	operation		
Example:		HERE	DECFSZ GOTO	CNT, 1, 1 LOOP		
		CONTINUE				
	Before Instru PC After Instruc CNT If CNT	= Address tion = CNT - 1 = 0;		E)		
	PC If CNT	≠ 0;	G (CONTINU	C /		
	PC	= Address	(HERE+2)			

DCF	SNZ	Decreme	nt f, skip if	not 0			
Synt	tax:	[ <i>label</i> ] D	CFSNZ f[	,d [,a]			
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Ope	ration:	.,	(f) − 1 → dest, skip if result $\neq$ 0				
Stat	us Affected:	None	None				
Enc	oding:	0100	11da ff	ff ffff			
Des	cription:	remented placed in placed ba If the resu instruction fetched, is executed cycle inst Access B overriding then the b	. If 'd' is 0, th W. If 'd' is 1 uck in registe Ilt is not 0, th n, which is a s discarded, instead, ma ruction. If 'a' ank will be s	, the result is er 'f' (default). he next lready and a NOP is king it a two- is 0, the elected, llue. If 'a' = 1, selected as			
Words: 1							
Cyc	les:		cycles if skip a 2-word in	and followed struction.			
QC	Cycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	Write to destination			
lf sl	kip:						
	Q1	Q2	Q3	Q4			
	No	No	No	No			
lf ol	operation kip and follow	operation	operation	operation			
11 31	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exa</u>	<u>mple</u> :	ZERO	DCFSNZ TE : :	MP, 1, 0			
	Before Instru TEMP	iction =	?				
	After Instruct						
	TEMP If TEMP	=	TEMP - 1, 0;				
	PC If TEMP	= ≠	Address 0;	(ZERO)			
	PC	<i>≠</i> =	0, Address	(NZERO)			

GOTO Unconditional Branch							
Synt	ax:	[ label ]	GOTO	k			
Ope	rands:	$0 \le k \le 10$	)48575				
Ope	ration:	$k \rightarrow PC < 2$	20:1>				
Statu	us Affected:	None					
1st v	oding: vord (k<7:0>) word(k<19:8>	) 1110 ) 1111	1111 k <sub>19</sub> kkk	k <sub>7</sub> k} kkk		kkkk <sub>0</sub> kkkk <sub>8</sub>	
Description: GOTO allows an unconditional branch anywhere within entire 2 Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.					tire ne 20-bit :20:1>.		
Word	ds:	2					
Cycles:		2	2				
Q Cycle Activity:							
	Q1	Q2	Q	3		Q4	
	Decode	Read literal 'k'<7:0>,	No operat			ad literal <19:8>,	

Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC
No	No	No	No
operation	operation	operation	operation

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF	Incremen	t f		
Syntax:	[label]	NCF 1	<sup>;</sup> [,d [,a	a]
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	(f) + 1 $\rightarrow$ c	dest		
Status Affected:	C, DC, N,	OV, Z		
Encoding:	0010	10da	fff	f ffff
Description:	placed in \ placed bac If 'a' is 0, t	ed. If 'd' W. If 'd' i ck in reg he Acce overridin hen the	is 0, t is 1, th jister ' ess Ba ig the bank	he result is he result is f' (default). ank will be BSR value. will be
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
	Read	Proce	~~	Write to
Decode	register 'f'	Data		destination
Example:		Data		

INCI	FSZ	Incremen	Increment f, skip if 0			
Synt	ax:	[ label ]	INCFSZ f	[,d [,a]		
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5			
Ope	ration:	(f) + 1 $\rightarrow$ c skip if resu				
Statu	us Affected:	None				
Enco	oding:	0011	11da f:	fff ffff		
Desc	cription:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f'. (default) If the result is 0, the next instruc- tion, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Wor	ds:	1	(,-			
Cycles: Q Cycle Activity:		bya	ycles if skip a 2-word in:	and followed struction.		
QU	Q1	Q2	Q3	Q4		
	Decode	Read	Process	Write to		
		register 'f'	Data	destination		
lf sk	·			<b>.</b>		
	Q1	Q2	Q3	Q4		
	No operation	No operation	No operation	No operation		
lfsk	kip and follow					
11 01	Q1	Q2	Q3	 Q4		
	No	No	No	No		
	operation	operation	operation	operation		
	No	No	No	No		
	operation	operation	operation	operation		
Example:		NZERO	INCFSZ ( :	NT, 1, 0		
Before Instruc PC =		iction = Address	s (HERE)			
	After Instruct CNT If CNT PC If CNT PC	= CNT + 7 = 0; = Address ≠ 0;	1 s (zero) s (nzero)			

INFSN	IZ	Incremer	nt f, skip	if not 0	
Syntax	(:	[ <i>label</i> ] I	NFSNZ	f [,d [,a	]
Opera	nds:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Opera	tion:	(f) + 1 $\rightarrow$ skip if res			
Status	Affected:	None			
Encod	ing:	0100	10da	ffff	ffff
Descri	ption:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If the result is not 0, the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
Words		1	e (deidd		
Cycles	-	1(2)			
Q Cya	cle Activity:	by	-	skip and d instruc	followed tion.
_	Q1	Q2	Q3		Q4
	Decode	Read register 'f'	Proce Data		Vrite to stination
If skip	:	register i	Duit	4	Stillation
	Q1	Q2	Q3	3	Q4
	No	No	No		No
	operation	operation	operat		peration
lf skip	and follow	ved by 2-wor	rd instrue	ction:	
_	Q1	Q2	Q3		Q4
	No operation	No operation	No operat		No
	No	No	No		oeration No
	operation	operation	operat	ion op	peration
<u>Exam</u> p	ble:	HERE ZERO NZERO	INFSNZ	REG, 1	, 0
Be	efore Instru	uction			
	PC	= Addres	S (HERE	)	
At	ter Instruct REG If REG PC	= REG + ≠ 0;	1 s (nzer	.0)	
	If REG PC	= 0;	s (ZERO		
	ΓU	= Addres	S (ZERU	')	

IORL	W	Inclusive	Inclusive OR literal with W				
Synta	X:	[ label ]	IORLW	k			
Opera	ands:	$0 \le k \le 25$	5				
Opera	ation:	(W) .OR.	$k \to W$				
Status	s Affected:	N, Z					
Enco	ding:	0000	1001	kkkk	kkkk		
Description:		The conte the eight- placed in	bit litera				
Words:		1					
Cycles:		1					
Q Cy	cle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read literal 'k'	Proce Data		rite to W		
<u>Exam</u>	i <u>ple</u> :	IORLW	0x35				
Before Instruc		ction					
W =		= 0x9A					
A	After Instruct	ion					

IORWF	Inclusive	Inclusive OR W with f			
Syntax:	[ label ]	IORWF	f [,d [,a	a]	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5			
Operation:	(W) .OR.	(f) $\rightarrow$ dest			
Status Affected:	N, Z				
Encoding:	0001	00da	ffff	ffff	
	is 1, the r register 'f Access B riding the the bank	esult is pla esult is pla (default). ank will be BSR value will be sele e (default).	ced ba If 'a' is select e. If 'a' = ected as	ick in 0, the ed, ove = 1, ther	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Process Data	-	Vrite to stination	
Example:	IORWF R	ESULT, 0,	. 1		
Before Instru RESULT					

ction					
=	0x13				
=	0x91				
After Instruction					
=	0x13				
=	0x93				
	= = on =				

LFSR		Load FSR	2		MOVF	Move f			
Syntax:		[ label ]	LFSR f,k		Syntax:	[ label ]	MOVF f	f [,d [,a]	
Operand	ds:	$0 \le f \le 2$ $0 \le k \le 4095$		Operands:	$0 \le f \le 255$ $d \in [0,1]$	5			
Operatio	on:	$k\toFSRf$				a ∈ [0,1]			
Status A	ffected:	None			Operation:	$f \rightarrow dest$			
Encodin	g:	1110 1111		ff k <sub>11</sub> kkk kk kkkk	Status Affected: Encoding:	N, Z	00da	ffff	fff
Descript	ion:		literal 'k' is le ect register		Description:	The conte moved to upon the s	ents of reg a destination status of '	jister 'f' a tion dep d'. If 'd'	are endent is 0, the
Words:		2				result is pl			
Cycles:		2				result is pl (default). I			
Q Cycle	e Activity	:				where in t			
	Q1	Q2	Q3	Q4		0, the Acc			
D	ecode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH		selected, o If 'a' = 1, t selected a (default).	hen the b	ank will	be
D	ecode	Read literal	Process	Write literal	Words:	1			
		'k' LSB	Data	'k' to FSRfL	Cycles:	1			
Example	j.	LFSR 2,	0x3AB		Q Cycle Activity:	:			
· · ·	er Instruc				Q1	Q2	Q3		Q4
7	FSR2H FSR2L	= 0x0 = 0x0			Decode	Read register 'f'	Process Data	s W	/rite W
					Example:	MOVF R	EG, 0, 0		
					Before Instru	uction			
					REG W	= 0x = 0x	22 FF		

After Instruction REG

W

0x22

0x22

=

=

MOVFF	Move f to	o f		
Syntax:	[ <i>label</i> ]	MOVFF	f <sub>s</sub> ,f <sub>d</sub>	
Operands:	$\begin{array}{l} 0 \leq f_s \leq 4 \\ 0 \leq f_d \leq 4 \end{array}$			
Operation:	$(f_{s}) \rightarrow f_{d}$			
Status Affected:	None			
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff <sub>s</sub> ffff <sub>d</sub>
Description: The contents of source register $f_s$ ' are moved to destination register $f_d$ '. Location of source $f_s$ ' can be anywhere in the 4096 byte data space (000h to FFFh), and location of destination $f'$ can also be any				

of destination 'f<sub>d</sub>' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).

The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register

Words:

Cycles:

Q Cycle Activity:

Q1

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example:	MOVFF	REG1,	REG2

2

2 (3)

**Before Instruction** 

REG1	=	0x33
REG2	=	0x11
After Instruction		
REG1	=	0x33,
REG2	=	0x33

MOVLB	Move lite	ral to lov	v nibbl	e in BSR
Syntax:	[ label ]	MOVLB	k	
Operands:	$0 \le k \le 25$	5		
Operation:	$k \to BSR$			
Status Affected:	None			
Encoding:	0000	0001	kkkk	kkkk
Description:	The 8-bit literal 'k' is loaded into the Bank Select Register (BSR).			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Proces Data		Write eral 'k' to BSR

Example: MOVLB 5

Before Instruction	
BSR register =	0x02
After Instruction	
BSR register =	0x05

MO\	/LW	Move lite	Move literal to W				
Synt	ax:	[ label ]	MOVLW	/ k			
Ope	rands:	$0 \le k \le 25$	5				
Ope	ration:	$k \to W$					
Statu	us Affected:	None					
Enco	oding:	0000	1110	kkkk	kkkk		
Description:		The eight W.	-bit litera	al 'k' is lo	aded into		
Wor	ds:	1	1				
Cycl	es:	1	1				
QC	cycle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read literal 'k'	Proce Data		/rite to W		
<u>Exa</u>	<u>mple</u> :	MOVLW	0x5A				
After Instruction							

W

= 0x5A

- ,	L	-	L/ 1	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5		
Operation:	$(W)\tof$			
Status Affecte	d: None			
Encoding:	0110	111a	ffff	ffff
Description:	Move data Location ' 256 byte I Access Ba riding the the bank v BSR value	f' can be bank. If ' ank will I BSR val will be se	anywhe a' is 0, th be select ue. If 'a' : elected as	re in the ne ed, over- = 1, then
Words:	1			
Cycles:	1			
Q Cycle Activ	vity:			
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Data		Write gister 'f'
Example:	MOVWF	REG, 0		

Move W to f

[label] MOVWF f[,a]

Before Instruction

MOVWF

Syntax:

Derere mod deden					
W	=	0x4F			
REG	=	0xFF			
After Instruc	ction				
W	=	0x4F			
REG	=	0x4F			

© 2001 Microchip Technology Inc.

MULLW	Multiply L	iteral with N	N	MULWF	Multiply V	V with f	
Syntax:	[ <i>label</i> ] MULLW k		Syntax:	[ label ]	MULWF f	[,a]	
Operands:	$0 \le k \le 255$		Operands:	$0 \le f \le 255$	5		
Operation: (W) x k $\rightarrow$ PRODH:PRODL			a ∈ [0,1]	a ∈ [0,1]			
Status Affected:	None			Operation:	(W) x (f) –	→ PRODH:P	RODL
Encoding: 0000 1101 kkkk kkkk		Status Affected:	None	None			
Description:	An unsign	ed multiplica	tion is car-	Encoding:	0000	001a ff:	ff ffff
	ried out be	etween the c	ontents of	Description:	•	ed multiplica	
		8-bit literal '	k'. The 16-			etween the c	
	bit result is	s placed in 'RODL regis'	ter nair			register file result is sto	
		ontains the h				RODL regis	
	W is uncha	anged.			PRODH c	ontains the l	nigh byte.
		ie status flag	s are			nd 'f' are und	•
	affected. Note that neither overflow nor carry is possible in this opera- tion. A zero result is possible but				affected.	ie status flaç	js are
						neither over	flow nor
						ssible in this	
	not detecte	ed.			tion. A zero result is pos not detected. If 'a' is 0, t		
Words:	1					ank will be s	
Cycles:	1				overriding	the BSR va	lue. If 'a'=
Q Cycle Activity:						e bank will b	
Q1	Q2	Q3	Q4		•	BSR value	(default).
Decode	Read literal 'k'	Process Data	Write registers	Words:	1		
		Dulu	PRODH:	Cycles:	1		
			PRODL	Q Cycle Activity:		0.0	<u>.</u>
<b>F</b> ormalian				Q1	Q2	Q3	Q4
Example:		0xC4		Decode	Read register 'f'	Process Data	Write registers
Before Instru					0		PRODH:
W PRODH	= 0xE = ?	=2					PRODL
PRODL	= ?			Example:	MULWF 1	REG, 1	
After Instruct		- 0		Before Instru			
W PRODH	= 0xE = 0xA			W		<b>∩</b> ⊿	
PRODL	= 0x0			REG	= 0x = 0x		
				PRODH PRODL	= ? = ?		
				After Instruct			
						C4	
				After Instruct	tion	35	

NEGF	Negate f		
Syntax:	[ <i>label</i> ] N	EGF f[,a]	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5	
Operation:	$(\overline{f}) + 1 \rightarrow$	f	
Status Affected:	N, OV, C,	DC, Z	
Encoding:	0110	110a ffi	f ffff
Description:	compleme the data m 0, the Acc selected, c If 'a' = 1, t	' is negated int. The resul iemory locati ess Bank wil overriding the nen the bank s per the BS	t is placed in on 'f'. If 'a' is I be BSR value.
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'
Example:	NEGF R	EG, 1	
Before Instru REG		010 <b>[0x3A]</b>	
After Instruct REG	ion = 1100 0	110 <b>[0xC6]</b>	

NOF	•	No Operation					
Synt	ax:	[ label ]	NOP				
Ope	rands:	None					
Ope	ration:	No operation					
Statu	us Affected:	None					
Enco	oding:	0000 1111	0000 xxxx	000 xxx	-	0000 xxxx	
Des	cription:	No operation.					
Wor	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	3		Q4	
	Decode	No operation	No operat		ор	No eration	

#### Example:

None.

POP	Рор Тор	of Return St	ack	PL	ISH	Push Top	of Return S	Stack
Syntax:	[ label ]	POP		Sy	ntax:	[ label ]	PUSH	
Operands:	None			Op	erands:	None		
Operation:	(TOS) $\rightarrow$	bit bucket		Op	eration:	(PC+2) $\rightarrow$	TOS	
Status Affected:	None			Sta	atus Affected:	None		
Encoding:	0000	0000 000	00 0110	En	coding:	0000	0000 00	00 0101
Description:	return sta TOS value ous value return sta This instru enable the	uction is prov e user to prop stack to inco	carded. The nes the previ- hed onto the ided to erly manage	Wa	scription: ords:	the return value is pu This instru a software and then p stack. 1	stack. The p ushed down iction allows	nto the top of revious TOS on the stack. to implement odifying TOS, he return
Words:	1			,	cles:	1		
Cycles:	1			Q	Cycle Activity	/: Q2	02	04
Q Cycle Activity	:				Q1 Decode	PUSH PC+2	Q3 No	Q4 No
Q1	Q2	Q3	Q4		Decode	onto return	operation	operation
Decode	No	POP TOS	No			stack		
	operation	value	operation	l Ex	ample:	PUSH		
<u>Example</u> : Before Instru TOS Stack (1	POP GOTO Jetion level down)	NEW = 0031A = 01433			Before Instr TOS PC After Instruc	ruction	= 00345 = 00012 = 00012	4h
After Instruc TOS PC	tion	= 01433 = NEW	2h		TOS	level down)	= 00012 = 00345	6h

RCALL Relative Call							
Synt	ax:	[ <i>label</i> ] R	CALL	n			
Ope	rands:	-1024 ≤ n	≤ 1023				
Ope	ration:	· · ·	$\begin{array}{l} (PC) + 2 \rightarrow TOS, \\ (PC) + 2 + 2n \rightarrow PC \end{array}$				
Statu	us Affected:	None					
Enco	oding:	1101	1nnn	nnnn	nnnn		
	cription:	1K from the return add onto the s compleme Since the to fetch th new addre This instru-	Subroutine call with a jump up to 1K from the current location. First, return address (PC+2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction.				
Wore	ds:	1	1				
Cycl	es:	2	2				
QC	Sycle Activity	:					
	Q1	Q2	Q	3	Q4		
	Decode	Read literal Process Write to F 'n' Data Push PC to stack					
	No	No	No		No		
	operation	operation	operat	tion c	operation		
<u>Exar</u>	<u>mple</u> :	HERE	RCALL	Jump			

ET	Reset				
ax:	[ label ]	RESET			
rands:	None				
ration:	Reset all registers and flags that are affected by a MCLR Reset.				
Status Affected: All					
oding:	0000	0000	1111	1111	
cription:				2	
ds:	1				
es:	1				
ycle Activity:					
Q1	Q2	Q3	5	Q4	
Decode	Start	No		No	
	reset	operat	ion op	peration	
	oding: cription: ds: es: ycle Activity: Q1	ax:     [ label ]       rands:     None       ration:     Reset all are affect       us Affected:     All       oding:     0000       cription:     This instru- execute a       ds:     1       es:     1       ycle Activity:     Q2       Decode     Start	ax:       [ label ]       RESET         rands:       None         ration:       Reset all registers are affected by a line         us Affected:       All         oding:       0000         origing:       0000         This instruction prevecute a MCLR I         ds:       1         es:       1         ycle Activity:       Q2         Q1       Q2         Decode       Start	ax:       [ label ] RESET         rands:       None         ration:       Reset all registers and flag are affected by a MCLR Reset         us Affected:       All         oding:       0000       0000       1111         origing:       0000       0000       1111         origing:       0000       0000       1111         origing:       01000       0000       1111         ds:       1       1         es:       1       1         ycle Activity:       Q1       Q2       Q3         Decode       Start       No	

Example: RESET

L L D

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

Before Instruction

PC = Address (HERE)

After Instruction

PC = Address (Jump) TOS = Address (HERE+2)

RETFIE	Return fro	om Interrup	ot			
Syntax:	[ label ]	RETFIE [s	]			
Operands:	$s \in [0,1]$	s ∈ [0,1]				
Operation:	$1 \rightarrow GIE/C$ if s = 1 (WS) $\rightarrow$ V (STATUSS (BSRS) —	$ \begin{array}{l} (\text{TOS}) \rightarrow \text{PC}, \\ 1 \rightarrow \text{GIE/GIEH or PEIE/GIEL}, \\ \text{if s = 1} \\ (\text{WS}) \rightarrow \text{W}, \\ (\text{STATUSS}) \rightarrow \text{STATUS}, \\ (\text{BSRS}) \rightarrow \text{BSR}, \\ \text{PCLATU, PCLATH are unchanged}. \end{array} $				
Status Affected	I: GIE/GIEH	, PEIE/GIEI				
Encoding:	0000	0000 00	001 000s			
Description:	popped an loaded int enabled b or low pric enable bit the shado STATUSS into their o W, STATU	Return from Interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs				
Words:	1					
Cycles:	2					
Q Cycle Activi	ty:					
Q1	Q2	Q3	Q4			
Decode	No operation	No operation	pop PC from stack Set GIEH or GIEL			
No	No	No	No			
operation	operation	operation	operation			
Example:	RETFIE	1				
After Interrupt PC = TOS W = WS BSR = BSRS STATUS = STATUSS GIE/GIEH, PEIE/GIEL = 1						

RETLW	Return Li	teral to W	1				
Syntax:	[ label ]	[ <i>label</i> ] RETLW k					
Operands:		0 < k < 255					
Operation:		$k \rightarrow W$ , (TOS) $\rightarrow$ PC, PCLATU, PCLATH are unchanged					
Status Affected:	None						
Encoding:	0000	1100	kkkk	kkkk			
Description:	W is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.						
Words:	1						
Cycles:	2						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read literal 'k'	Process Data	stac	PC from k, Write to W			
No operation	No operation	No operatior	n op	No eration			
Example: Call Table	; W conta: ; offset v ; W now ha ; table va	value as	2				
: TABLE							
ADDWF PCL RETLW k0 RETLW k1 :	; W = offset ; Begin table ;						

#### Before Instruction

W = 0x07

RETLW kn ; End of table

#### After Instruction

:

W = value of kn

RET	URN	Return fr	Return from Subroutine					
Synt	ax:	[ label ]	RETUR	N [s]				
Ope	rands:	$s \in [0,1]$						
Ope	ration:	$(TOS) \rightarrow PC,$ if s = 1 $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged						
Statu	us Affected:	None	None					
Enco	oding:	0000	0000	0001	001s			
Desi	cription:	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their cor- responding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).						
Wor	ds:	1						
Cycl	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3	;	Q4			
	Decode	No operation	Proce Data		o PC from stack			
	No operation	No operation	No operat	ion o	No peration			

Example:	RETURN
LATINC.	ICE I ORIN

After Interrupt PC = TOS

RLCF	Rotate Lo	eft f thro	ough C	Carry
Syntax:	[ label ]	RLCF	f [,d [	[,a]
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	$(f{<}n{>})  ightarrow (f{<}7{>})  ightarrow (C)  ightarrow de$	C,	1>,	
Status Affected:	C, N, Z			
Encoding:	0011	01da	fff	f ffff
Description:	is placed is stored (default). Bank will	he bit to Flag. If in W. If ' back in r If 'a' is 0 be select value. If be select e (defau	the lef 'd' is 0 d' is 1, registe b, the A cted, o 'a' = 1 ted as	t through , the resul , the resul r 'f' Access verriding , then the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data	-	Write to lestination
Example:	RLCF	REG,	0, 0	
Before Instru	ction			

REG C	= =	1110 0	0110
After Instruc	ction		
REG	=	1110	0110
W	=	1100	1100
С	=	1	

© 2001 Microchip Technology Inc.

RLNCF	Rotate L	eft f (no car	ry)	RRCF	Rotate R	ight f thr	ough C	arry
Syntax:	[ label ]	RLNCF f	[,d [,a]	Syntax:	[ label ]	RRCF	f [,d [,a]	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	55		Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	$(f) \rightarrow dest,$ $(f<7>) \rightarrow dest<0>$		Operation:	Operation: $(f < n >) \rightarrow dest < n-1 >,$ $(f < 0 >) \rightarrow C,$ $(C) \rightarrow dest < 7 >$				
Status Affected:	N, Z			Status Affected:	. ,	51<1>		
Encoding:	0100	01da f	fff ffff		C, N, Z			
Description:		ents of regis		Encoding:	0011	00da	ffff	ffff
	rotated one bit to the left. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).		·	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).				
Words:	1				С	→ regi	ster f	<b></b> ►
Cycles:	1			\A/e rele :				
Q Cycle Activity:				Words:	1			
Q1	Q2	Q3	Q4	Cycles:	1			
Decode	Read	Process	Write to	Q Cycle Activity		00		0.1
	register 'f'	Data	destination	Q1 Decode	Q2 Read	Q3	1	Q4 Write to
Example:	RLNCF	REG, 1,	0	Decode	register 'f'	Proces Data		estination
Before Instru REG	iction = 1010 1	011		Example:	RRCF	REG,	0, 0	
After Instruct REG	tion = 0101 (	)111		Before Instr REG C After Instruc	= 1110 = 0	0110		
				Alter Instruc	,001			

REG

W С

= 1110 0110 = 0111 0011 = 0 

RRNCF	Rotate Ri	ight f (no ca	rry)	SETF	Set f		
Syntax:	[ label ]	RRNCF f[	,d [,a]	Syntax:	[ <i>label</i> ] SE	TF f[,a]	
Operands:	$0 \le f \le 25$	5		Operands:	$0 \le f \le 255$	5	
	d ∈ [0,1] a ∈ [0,1]			a ∈ [0,1]			
Operation:		dest <n-1>,</n-1>		Operation:	$FFh \rightarrow f$		
Operation.	$(1<1) \rightarrow$ $(1<0) \rightarrow$			Status Affected:	None		
Status Affected:	N, Z			Encoding:	0110	100a ff	
Encoding:	0100	00da ff	ff ffff	Description:		nts of the sp	-
Description:	010000daffffffffThe contents of register 'f' are rotated one bit to the right. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the 		Words: Cycles:	ter are set to FFh. If 'a' is 0, the Access Bank will be selected, ov riding the BSR value. If 'a' is 1, th the bank will be selected as per t BSR value (default). 1			
		e (default).	is per the	Q Cycle Activity:		0.0	
	DOIX Valu	registe	r f	Q1 Decode	Q2 Read	Q3 Process	Q4 Write
		rogioto		Decode	register 'f'	Data	register 'f'
Words:	1						
Cycles:	1			Example:	SETF	REG,1	
Q Cycle Activity:				Before Instru			
Q1	Q2	Q3	Q4	REG After Instruct		5A	
Decode	Read register 'f'	Process Data	Write to destination	REG		FF	
Example 1:	RRNCF	REG, 1, 0					
Before Instru							
REG	= 1101	0111					
After Instruct REG	ion = 1110 1	1011					
Example 2:	RRNCF	REG, 0, 0					
Before Instru	ction						
W REG	= ? = 1101	0111					
After Instruct		UTTT					
W	= 1110	1011					

SLEEP	Enter SLEEP mode	SUBFWB	Subtract	f from W w	ith borrow
Syntax:	[ <i>label</i> ] SLEEP	Syntax:	[ label ]	SUBFWB	f [,d [,a]
Operands:	None	Operands:	0 ≤ f ≤ 25	5	
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ postscaler, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$	Operation:		$-(\overline{C}) \rightarrow dest$	t
Status Affected:	TO, PD	Status Affected:	N, OV, C		
Encoding:	0000 0000 0000 0011	Encoding:	0101	01da ff	
Description:	The power-down status bit (PD) is cleared. The time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.	Description:	(borrow) t method). stored in stored in 0, the Acc overriding	cess Bank wil	complement result is the result is afault). If 'a' is I be selected, lue. If 'a' is 1,
Words:	1			SR value (de	
Cycles:	1	Words:	1	,	·
Q Cycle Activity:		Cycles:	1		
Q1	Q2 Q3 Q4 No Process Go to	Q Cycle Activity:			
Decode	NoProcessGo tooperationDatasleep	Q1	Q2	Q3	Q4
<b>_</b>		Decode	Read	Process	Write to
Example:	SLEEP		register 'f'	Data	destination
Before Instruc		Example 1:	SUBFWB	REG, 1, 0	)
<u>TO</u> = PD =	? ?	Before Instru			
After Instructi		REG W	= 3 = 2		
	1 † 0	С	= 1		
		After Instruct REG			
† If WDT causes	wake-up, this bit is cleared.	W	= FF = 2		
		С	= 0		
		Z N	= 0 = 1 : re	sult is negativ	e
		Example 2:	SUBFWB	REG, 0, 0	
		Before Instru REG	iction = 2		
		W	= 5		
		С	= 1		
		After Instruct			
		REG	= 2		
		W C	= 3 = 1		
		Z	= 0		
		N <u>Example 3</u> :	= 0 ; re	REG, 1, 0	
		Before Instru		100, 1, 0	
		REG	= 1		
		W	= 2		
		С	= 0		
		After Instruct			
		REG	= 0		

W C Z N

= = =

; result is zero

$0 \le k \le 25$ < - (W) - N, OV, C, 0000 W is subt iteral 'k'. W. 1 1 Q2 Read eral 'k'	→ W , DC, Z	
< – (W) – N, OV, C, 0000 W is subt iteral 'k'. W. 1 1 Q2 Read eral 'k' SUBLW C n 1	→ W , DC, Z 1000 kk tracted from The result is Q3 Process Data	the eight-birs placed in
N, OV, C, 0000 W is subt iteral 'k'. W. 1 1 Q2 Read reral 'k' SUBLW C n 1	, DC, Z 1000 kk rracted from The result is Q3 Process Data	the eight-birs placed in
0000 W is subt iteral 'k'. W. 1 1 1 2 2 Read eral 'k' SUBLW C n 1	1000 kk tracted from The result is Q3 Process Data	the eight-birs placed in
W is subt iteral 'k'. W. 1 1 Q2 Read eral 'k' SUBLW C	Q3 Process Data	the eight-birs placed in
iteral 'k'. W. 1 1 Read eral 'k' SUBLW ( n 1	Q3 Process Data	placed in Q4
Q2 Read eral 'k' SUBLW C	Process Data	1
Q2 Read eral 'k' SUBLW C	Process Data	1
Read eral 'k' SUBLW C n 1	Process Data	1
Read eral 'k' SUBLW C n 1	Process Data	1
eral 'k' SUBLW ( n 1	Data	Write to W
SUBLW ( n 1	1	
n 1		
1		
?		
4		
1 ; re 0	esult is positiv	е
-	)x02	
n		
2 ?		
0		
1	esult is zero	
-		
	1202	
?		
	0 0 SUBLW ( n 2 ? 0 1 ; re 1 0 SUBLW ( n 3 ? FF ; (2 0 ; res 0	1 ; result is positiv 0 SUBLW 0x02 n 2 ? 0 1 ; result is zero 1 0 SUBLW 0x02 n 3 ? FF ; (2's complement 0 ; result is negative 0 ; result is negative

SUBWF	Subtrac	t W from f			
Syntax:	[ label ]	SUBWF f[,	d [,a]		
Operands:	0 ≤ f ≤ 2 d ∈ [0,1 a ∈ [0,1	]			
Operation:	(f) – (W)	$\rightarrow$ dest			
Status Affected:	N, OV, 0	C, DC, Z			
Encoding:	0101	11da ff:	ff ffff		
Description:	compler the resu the resu ter 'f' (de Access overridir 1, then t	Subtract W from register 'f' (2's complement method). If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).			
Words:	1				
Cycles:	1				
Q Cycle Activity	:				
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
Example 1:	SUBWF	REG, 1, 0			
Before Instru	uction				
REG W C	= 3 = 2 = ?				
After Instruc REG	tion = 1				
W	= 1				
C Z	= 1 ; r = 0	esult is positive			
Ň	= 0				
Example 2:	SUBWF	REG, 0, 0			
Before Instru					
REG W	= 2 = 2				
С	= ?				
After Instruc REG	tion = 2				
W	= 0				
C Z	= 1 ; r = 1	esult is zero			
N	= 0				
Example 3:	SUBWF	REG, 1, 0			
Before Instru REG	uction = 1				
W	= 1 = 2				
C	= ?				
After Instruc REG		(2's complemer	nt)		
W	= 2		,		
C Z N	= 0 ; r = 0 = 1	esult is negative	e		

SUBWFB	Subtract	W from f with	n Borrow			
Syntax:	[label] S	SUBWFB f[,	d [,a]			
Operands:		$0 \le f \le 255$				
	d ∈ [0,1] a ∈ [0,1]					
Operation:	(f) – (W) -	$-(\overline{C}) \rightarrow dest$				
Status Affected:	N, OV, C,	DC, Z				
Encoding:	0101	10da fff	f ffff			
Description:	Subtract W and the carry flag (bor- row) from register 'f' (2's complement method). If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).					
Words:	1					
Cycles:	1					
Q Cycle Activity:	_	02	04			
Q1 Decode	Q2 Read	Q3 Process	Q4 Write to			
	register 'f'	Data	destination			
Example 1:	SUBWFB	REG, 1, 0				
Before Instru						
REG W	= 0x19 = 0x0D	(0001 100 (0000 110	-			
C After Instruct	= 1					
REG	= 0x0C	(0000 101	.1)			
W	= 0x0D	(0000 110	1)			
C Z N	= 1 = 0					
	= 0	; result is po	ositive			
Example 2: Before Instru	SUBWFB	REG, 0, 0				
REG	= 0x1B	(0001 101	1)			
W C	= 0x1A = 0	(0001 101	.0)			
After Instruct						
REG W	= 0x1B = 0x00	(0001 101	1)			
С	= 1					
Z N	= 1 = 0	; result is ze	ro			
Example 3:	SUBWFB	REG, 1, 0				
Before Instru						
REG W	= 0x03 = 0x0E	(0000 001 (0000 110				
С	= 1					
After Instruct REG	ion = 0xF5	(1111 010	0)			
W	= 0x0E	;[2's comp] (0000 110	)1)			
C Z N	= 0 = 0					
Ň	= 1	; result is ne	egative			

	Swap f				
Syntax:		SWAPF f[,o	d [,a]		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]				
Operation:	(f<3:0>) —	$(f<3:0>) \rightarrow dest<7:4>,$ $(f<7:4>) \rightarrow dest<3:0>$			
Status Affected:	None				
Encoding:	0011	10da ff	ff ffff		
Description:	ister 'f' are result is pl result is pl (default). I Bank will t the BSR v	and lower n exchanged. aced in W. I aced in regis f 'a' is 0, the be selected, alue. If 'a' is be selected a e (default).	If 'd' is 0, th f 'd' is 1, the ster 'f' Access overriding 1, then the		
Words:	1	( )			
Cycles:	1				
Q Cycle Activity	:				
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
	register 'f'				
Decode Example: Before Instru	SWAPF R	Data			
Example: Before Instru REG	register 'f' SWAPF R uction = 0x53	Data			
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data			
Example: Before Instru REG	register 'f' SWAPF R uction = 0x53	Data			
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data			
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data			
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data			
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data			
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data			
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data			
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data			
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data			
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data			
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data			
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data	Write to destination		
Example: Before Instru REG After Instruct	SWAPF F Juction = 0x53	Data			

TBLRD	Table Rea	d		
Syntax:	[ label ]	TBLRD (	*; *+; *-; +	-*)
Operands:	None			
Operation:	if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; TBLPTR - No Change; if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) +1 $\rightarrow$ TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) -1 $\rightarrow$ TBLPTR; if TBLRD +*, (TBLPTR) +1 $\rightarrow$ TBLPTR; (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT;			
Status Affected	d:None			
Encoding:	0000	0000	0000	10nn nn=0 * =1 *+ =2 *- =3 +*
Description:	This instruction is used to read the con- tents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word			
	The TBLRD instruction can modify the value of TBLPTR as follows: • no change • post-increment • post-decrement • pre-increment			July the
Words:	1			
Cycles:	2			
Q Cycle Activi	ity:			
Q1	Q2	G	03	Q4

Q1	Q2	Q3	Q4
Decode	No	No	No
	operation	operation	operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

#### TBLRD Table Read (cont'd)

Example1:	TBLRD	*+	;	
Before Instruc	tion			
TABLAT			=	0x55
TBLPTR MEMORY(	0x00A356	6)	=	0x00A356 0x34
After Instruction	n			
TABLAT			=	0x34
TBLPTR			=	0x00A357
Example2:	TBLRD	+*	;	
Before Instruc	tion			
TABLAT			=	0xAA
TBLPTR	004 4 95	7)	=	0x01A357
MEMORY( MEMORY(			= =	0x12 0x34
After Instruction	n			
TABLAT			=	0x34
TBLPTR			=	0x01A358

TBLWT	Table Write				
Syntax:	[ label ]	TBLWT (	*; *+; *-;	+*)	
Operands:	None				
	if TBLWT*, (TABLAT) → Prog Mem (TBLPTR) or Holding Register; TBLPTR - No Change; if TBLWT*+, (TABLAT) → Prog Mem (TBLPTR) or Holding Register; (TBLPTR) +1 → TBLPTR; if TBLWT*-, (TABLAT) → Prog Mem (TBLPTR) or Holding Register; (TBLPTR) -1 → TBLPTR; if TBLWT+*, (TBLPTR) +1 → TBLPTR; (TABLAT) → Prog Mem (TBLPTR) or Holding Register;				
Status Affected:	None				
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+	

=3 Description: This instruction is used to program the contents of Program Memory (P.M.). The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 MBtye address range. The LSb of the TBLPTR selects which byte of the program memory location to access.

> TBLPTR[0] = 0: Least Significant Byte of Program Memory Word

=2

TBLPTR[0] = 1: Most Significant Byte of Program Memory Word

The TBLWT instruction can modify the value of TBLPTR as follows:

• no change

1

- post-increment
- post-decrement
- pre-increment

```
Words:
Cycles:
```

2 (many if long write is to on-chip
program memory)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No	No	No
	operation	operation	operation
No	No	No	No
operation	operation	operation	operation
	(Read		(Write to Holding
	TABLAT)		Register or Memory)

#### TBLWT Table Write (Continued)

Example1: TBLWT *	+;		
Before Instruction			
TABLAT	=	0x55	
TBLPTR MEMORY or HOLDING	=	0x00A356	
REGISTER (0x00A356)	=	0xFF	
After Instructions (table wr	ite completion)		
TABLAT	=	0x55	
TBLPTR MEMORY or HOLDING	=	0x00A357	
REGISTER (0x00A356)	=	0x55	
Example 2: TBLWT +	*;		
Before Instruction			
TABLAT	=	0x34	
TBLPTR MEMORY or HOLDING	=	0x01389A	
REGISTER (0x01389A)	=	0xFF	
MEMORY or HOLDING		0xFF	
REGISTER (0x01389B)	=	0,11 1	
After Instruction (table writ	e co	• •	
TABLAT TBLPTR	=	0x34 0x01389B	
MEMORY or HOLDING	=	0X013695	
REGISTER (0x01389A)	=	0xFF	
MEMORY or HOLDING	_	0x34	
REGISTER (0x01389B)	=	0734	

TSTFSZ Test f, skip if 0						
Syntax:	[label] ]	[label] TSTFSZ f[,a]				
Operands:	0 ≤ f ≤ 258 a ∈ [0,1]	$0 \le f \le 255$				
Operation:	skip if f = (	0				
Status Affected:	None					
Encoding:	0110	0110 011a ffff ffff				
Description:	fetched du tion execu NOP is exe cycle instr Access Ba riding the then the b	If 'f' = 0, the next instruction, fetched during the current instruc- tion execution, is discarded and a NOP is executed, making this a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).				
Words:	1					
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.						
Q Cycle Activity	:					
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	No operation			
If skip:	register i	Data	operation			
Q1	Q2	Q3	Q4			
No	No	No	No			
operation	operation	operation	operation			
If skip and follow	-	_	_			
Q1	Q2	Q3	Q4			
No operation	No operation	No operation	No operation			
No	No	No	No			
operation	operation	operation	operation			
Example: HERE TSTFSZ CNT, 1 NZERO : ZERO :						
Before Instruction PC = Address (HERE)						
After Instruction						
If CNT= $0x00$ ,PC=Address (ZERO)If CNT $\neq$ $0x00$ ,PC=Address (NZERO)						

XOR	RLW	Exclusiv	Exclusive OR literal with W			
Synt	ax:	[ label ]	[ label ] XORLW k			
Operands:		$0 \le k \le 2$	$0 \le k \le 255$			
Ope	ration:	(W) .XOI	(W) .XOR. $k \rightarrow W$			
Status Affected:		N, Z	N, Z			
Encoding:		0000	1010	kkkk	kkkk	
	cription:	with the is placed	The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.			
Words:		1	1			
Cycles:		1	1			
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'k'	Proce Data		rite to W	
Exar	mple:	XORLW	0xAF			

Example: XORLW 0xAF

Before Instruction					
W	=	0xB5			
After Instruction					
W	=	0x1A			

XOR	WF	Exclusiv	Exclusive OR W with f				
Syntax:		[ label ]	XORWF	f [,d	[,a]		
Operands:		0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]					
Operation:		(W) .XOF	(W) .XOR. (f) $\rightarrow$ dest				
Status Affected:		N, Z	N, Z				
Enco	oding:	0001	10da ffff		ffff		
Desc	ription:	with regis is stored is stored ba (default). Bank will the BSR bank will	Exclusive OR the contents of W with register 'f'. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in the register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).				
Words:		1					
Cycle	es:	1	1				
QC	ycle Activity:						
,	Q1	Q2	Q	3	Q4		
	Decode	Read register 'f'	Proce Data		Write to estination		
Example: XORWF REG, 1, 0							
	Before Instru REG W	iction = 0xAF = 0xB5					
	After Instruct REG W	ion = 0x1A = 0xB5					

## 21.0 DEVELOPMENT SUPPORT

The PICmicro<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - ICEPIC™ In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD
- Device Programmers
  - PRO MATE® II Universal Device Programmer
- PICSTART<sup>®</sup> Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
  - PICDEM<sup>™</sup>1 Demonstration Board
  - PICDEM 2 Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 17 Demonstration Board
  - KEELOQ® Demonstration Board

#### 21.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup>-based application that contains:

- · An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- A full-featured editor
- · A project manager
- Customizable toolbar and key mapping
- · A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files
  - absolute listing file
  - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

#### 21.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PICmicro MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

## 21.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

## 21.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

## 21.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

## 21.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows environment were chosen to best make these features available to you, the end user.

## 21.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

## 21.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PICmicro MCUs and can be used to develop for this and other PICmicro microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in realtime.

## 21.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PICmicro devices. It can also set code protection in this mode.

#### 21.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PICmicro devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

#### 21.11 PICDEM 1 Low Cost PICmicro Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44, All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

### 21.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the  $I^2C^{TM}$  bus and separate headers for connection to an LCD module and a keypad.

## 21.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

## 21.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

## 21.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

## TABLE 21-1: DEVELOPMENT TOOLS FROM MICROCHIP

MPLAB® Integrated	ЫС	PIC1	PIC16	PIC160	PIC16C	PIC16F	PIC160	PIC16C	PIC160	PIC16F	PIC16C	D712Id	DTIDId	PIC18C	PIC18F)	83CX 52CX) 54CX)	хѕэн	мсвех	WCP25
	>	`	>	>	>	>	>	>	>	>	>	>	>	>	>				
MPLAB <sup>®</sup> C17 C Compiler												~	~						
MPLAB <sup>®</sup> C18 C Compiler														~	~				
MPASM <sup>TM</sup> Assembler/ MPLINK <sup>TM</sup> Object Linker	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>		
MPLAB® ICE In-Circuit Emulator	r <	>	>	>	>	**`	>	>	>	>	>	>	>	>	~				
it Deficit Emulator EPIC™ In-Circuit Emulator	>		>	>	>		>	>	>		>								
eb MPLAB® ICD In-Circuit Debugger				*^			*^			>					>				
PICSTART <sup>®</sup> Plus Entry Level Development Programmer	>	>	>	`	`	**`	>	>	`	`	>	>	>	>	>				
ଅଟେ PRO MATE® II ପୁତ୍ର Universal Device Programmer ଦ	>	>	>	>	>	**/	>	>	>	>	>	>	>	>	>	>	>		
PICDEM <sup>TM</sup> 1 Demonstration Board			>		>		÷		>			>							
PICDEM <sup>TM</sup> 2 Demonstration Board				≁+			+							>	>				
PICDEM <sup>TM</sup> 3 Demonstration Board				<u> </u>			<u> </u>				>			<u> </u>					
문 PICDEM <sup>TM</sup> 14A Demonstration Board		>												1					
PICDEM <sup>TM</sup> 17 Demonstration Board													>						
																	>		
KEELoo <sup>®</sup> Transponder Kit																<u> </u>	~		
nicrolD™ Programmer's Kit																		~	
T 125 kHz microlD™ Developer's Kit																		>	
125 kHz Anticollision microlD <sup>TM</sup> Developer's Kit																		>	
13.56 MHz Anticollision microlD <sup>TM</sup> Developer's Kit																		>	
MCP2510 CAN Developer's Kit							<u> </u>												~

© 2001 Microchip Technology Inc.

# PIC18FXX2

NOTES:

## 22.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings (†)

	$\wedge$
Ambient temperature under bias	55°C to +125°C
Storage temperature	5°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	ø (VDD + 0.3 V)
Voltage on VDD with respect to Vss	0.3 V to +7.5 V
Voltage on MCLR with respect to Vss (Note 2)	0 V to +13.25 V
Voltage on VDD with respect to Vss	0 V to +8.5 V
Total power dissipation (Note 1)	1.0 W
Maximum current into VDD pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iiκ (VI < 0 or VI > VDD) Output clamp current, Ioκ (VO < 0 or VO > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > Vop)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any 1/9 pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sourced by ROBTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sunk by PORTC and PORTD (Note 3) (combined)	
Maximum current sourced by PORTC and PORTD (Note 3) (combined)	200 mA
Note 12 Power dissipation is calculated as follows:	


- $\int Pdis = VDD x \{IDD \Sigma IOH\} + \Sigma \{(VDD-VOH) x IOH\} + \Sigma(VOI x IOL)$
- Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.
- **3:** PORTD and PORTE not available on the PIC18F2X2 devices.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# PIC18FXX2


2.5V 2.0V

D



Frequency





40 MHz

#### 22.1 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial)

PIC18LF				ard Ope ting terr			itions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial
PIC18FX	<b>X2</b> strial, Exte	nded)		ard Ope ting terr		ure	litions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	Vdd	Supply Voltage					
D001		PIC18LFXX2	2.0		5.5	V	HS, XT, RC and LP ose mode
D001		PIC18FXX2	4.2		5.5	V	
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5	—	—	V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal		_	0.7	V	See section on Power-on Reset for details
D004	Svdd	<b>VDD Rise Rate</b> to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See section on Power-on Reset for details
	VBOR	Brown-out Reset Voltag	ge		(	$\overline{)}$	$\diamond$
D005		PIC18LFXX2					
		BORV1:BORV0 = 11	2.0	-//	2,16		
		BORV1:BORV0 = 10	2.7	$\sim$	2.86	V	
		BORV1:BORV0 = 01	4.2	$\langle \mathcal{F} \rangle$	4.46	V	
		BORV1:BORV0 = 00	4.5		4.78	V	
D005		PIC18FXX2		$\sum$			
		BORV1:BORV0 = 1x	N.A.	∑—́	N.A.	V	Not in operating voltage range of device
		BORV1:BORV0/=/01	4.2	Ĩ —	4.46	V	
		BORV1:BORVQ ≥ 00	<i>/</i> <b>4</b> .5	—	4.78	V	

Legend: Shading of rows is to assist/in readability of the table.

- Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

QSC1 ≤ external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).

For/RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

4.

## 22.1 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial) (Continued)

PIC18LFX (Indus				ard Ope ting terr			itions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial
PIC18FX	<b>X2</b> strial, Exte	nded)		ard Ope ting terr		ire	itions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	Idd	Supply Current <sup>(2,4)</sup>					
D010		PIC18LFXX2	_	.068	2	mA	XT, RC, RCIO ose configurations Fosc = 4 MHz, VoD = 2.0V
D010		PIC18FXX2		.4	4	mA	XT, RC, RCIO $osc configurations$ Fosc = 4 MHz, Vpc $\rightarrow$ 4.2V
D010A		PIC18LFXX2	—	28	55	μA	LP osc configuration Fosc = 32 kHz; VDD = 2.0V
D010A		PIC18FXX2	—	88	250		LP osc configuration Fosc = 32 kHz, VDD = 4.2V
D010C		PIC18LFXX2	—	—	38	mA	EC, ECIO osc configurations Fosc = 40 MHz, VDD = $5.5V$
D010C		PIC18FXX2		-	38	A)	EC, ECIO osc configurations Fosc = 40 MHz, VDD = 5.5V
D013		PIC18LFXX2		1.32 13.46	3.5 25 38	∽ mA mA mA	HS osc configuration FOSC = $6 \text{ MHz}$ , VDD = $2.0\text{V}$ FOSC = $25 \text{ MHz}$ , VDD = $5.5\text{V}$ HS + PLL osc configurations FOSC = $10 \text{ MHz}$ , VDD = $5.5\text{V}$
D013		PIC18FXX2		13.46	25 38		HS osc configuration Fosc = 25 MHz, VDD = $5.5V$ HS + PLL osc configurations Fosc = 10 MHz, VDD = $5.5V$
D014		PIC18LEXX2	_	29.6	55	μΑ	Timer1 osc configuration FOSC = 32 kHz, VDD = 2.0V
D014		PIG18FXX2			200 250	μΑ μΑ	OSCB osc configuration Fosc = 32 kHz, VDD = $4.2V$ , $-40^{\circ}C$ to $+85^{\circ}C$ Fosc = 32 kHz, VDD = $4.2V$ , $-40^{\circ}C$ to $+125^{\circ}C$

Legend: Shading of rows is to assist in readability of the table.

- Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD
  - $\overline{MCLR} = VDD$ ; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

#### 22.1 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial) (Continued)

PIC18LFX (Indus				ard Ope			itions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial
PIC18FX	<b>X2</b> strial, Exte	nded)		ard Ope ting terr		ire	litions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	Ipd	Power-down Current <sup>(3)</sup>					$\land$
D020		PIC18LFXX2		.09 .11	2 4	μΑ μΑ	VDD = 2.0V, -40°C to +85°C VDD = 5.5V, -40°C to +85°C
D020		PIC18FXX2		.1 .11	3 4	μΑ μΑ	VDD = 4.2V, -40°6 to +85°C VDD = 5.5V, -40°C to +85°C
D021B			_	.1 .11	15 20	μΑ μΑ	VDD = 4.2V, -40°C to +125°C VDD = 5.5V, -40°C to +125°C
		Module Differential Cur	rent				
D022	ΔIWDT	Watchdog Timer PIC18LFXX2	_	_	1 15 /	μA μA	VDD = 2.0V VQD = 5.5V
D022		Watchdog Timer PIC18FXX2			15 √20	μA μA	VDD = 5.5V, -40°C to +85°C VDD = 5.5V, -40°C to +125°C
D022A	$\Delta$ IBOR	Brown-out Reset PIC18LFXX2	_		45	μA	VDD = 5.5V
D022A		Brown-out Reset PIC18FXX2	_<	AN	50 50	μΑ μΑ	VDD = 5.5V, -40°C to +85°C VDD = 5.5V, -40°C to +125°
D022B	ΔILVD	Low Voltage Detect PIC18LFXX2		$\mathbb{A}$	45	μA	VDD = 2.0V
D022B		Low Voltage Detect PIC18KXX2	$\hat{\boldsymbol{\mathcal{I}}}_{\boldsymbol{\wedge}}^{-}$	-	40 50	μΑ μΑ	VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C
D025	ΔIOSCB	Timer1 Oscillator PIC18LFXX2	$\checkmark$	—	15	μA	VDD = 2.0V
D025		Timer1 Oscillator PIC18FXX2		_	100 120	μΑ μΑ	VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C
D026	$\Delta$ IAD	A/D Converter PIC18LFXX2	—	1	15	μA	VDD = 2.0V, A/D on, not converting

Legend: Shading of rows is to assist in readability of the table.

- Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- 3 The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

#### 22.2 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial)

DC CHA	RACTER	SISTICS		mperature -4	°C ≤	<b>s (unless otherwise stated)</b> TA $\leq$ +85°C for industrial TA $\leq$ +125°C for extended
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
	VIL	Input Low Voltage				
		I/O ports:				
D030		with TTL buffer	Vss	0.15Vdd	V	VDQ < 4.5V
D030A			—	0.8	V /	4.5V ≤ VDD ≤ 5.5V
D031		with Schmitt Trigger buffer	Vss	0.2Vdd	X	$\searrow$
		RC3 and RC4	Vss	0.3VDD	Ň.	
D032		MCLR	Vss	0.2Vdd	T¥.	$\rightarrow$
D032A		OSC1 (in XT, HS and LP modes) and T1OSI	Vss	0.3VpD		$\sim$
D033		OSC1 (in RC and EC mode) <sup>(1)</sup>	Vss	0.2400	$\diamond_{V}^{v}$	
	Vih	Input High Voltage I/O ports:		$\sum$		
D040		with TTL buffer	0.25VpD+	VDD	V	Vdd < 4.5V
D040A		/	2.0	) Vdd	V	$4.5V \le VDD \le 5.5V$
D041		with Schmitt Trigger buffer		Vdd	V	
		RC3 and RC4	0.7VDD	Vdd	V	
D042		MCLR, OSC1 (EC mode)		Vdd	V	
D042A		OSC1 (in XT, HS and LP modes)	0.7Vdd	VDD	V	
D043		OSC1 (RC mode)	0.9Vdd	Vdd	V	
	lı∟	Input Leakage Current <sup>(2,3)</sup>				
D060		I/O ports	—	±1	μA	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D061		MCLR	_	±5	μA	$Vss \le VPIN \le VDD$
D063		OSCI	_	±5	μA	$Vss \le VPIN \le VDD$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB weak pull-up current	50	400	μA	VDD = 5V, VPIN = VSS

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

**4:** Parameter is characterized but not tested.

## 22.2 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial) (Continued)

DC CHA	RACTER	ISTICS		emperature -4	0°C ≤	s (unless otherwise stated) TA ≤ +85°C for industrial TA ≤ +125°C for externaded
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	Vol	Output Low Voltage				()
D080		I/O ports	—	0.6	V	IOL = 8.5  mA, VDD = 4.5V, -40°C to +85°C
D080A			—	0.6	V	10L = 7.0  mA  VDD = 4.5 V, $40^{\circ} \text{C} \text{ to } +125^{\circ} \text{C}$
D083		OSC2/CLKOUT (RC mode)	—	0.6		10⊾ = 1.8 mA, VDD = 4.5V, √40℃ to +85℃
D083A			—	0.6	X	IoL = 1.2 mA, VDD = 4.5V, -40°C to +125°C
	Voh	Output High Voltage <sup>(3)</sup>			$\bigcirc$	
D090		I/O ports	Vdd - 0.7	$\langle \mathcal{O} \rangle$	⊳v	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С
D090A			VDD - 0.7	$\bigcirc \not >$	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C
D092		OSC2/CLKOUT (RC mode)	VDØ 0.7	<u> </u>	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C
D092A		~	VDD - 0.7	—	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C
D150	Vod	Open Drain High Voltage	$\rightarrow$	8.5	V	RA4 pin
		Capacitive Loading Specs on Output Pins	$\geq$			
D100 <sup>(4)</sup>	Cosc2	OSC2 pin		15	pF	In XT, HS and LP modes when external clock is used to drive OSC1
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	50	pF	To meet the AC Timing Specifications
D102	Св	SCL, SDA	—	400	pF	In I <sup>2</sup> C mode

**Note 1:** In RC oscillator contiguration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode.


2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

# PIC18FXX2

#### FIGURE 22-3: LOW VOLTAGE DETECT CHARACTERISTICS



## TABLE 22-1: LOW VOLTAGE DETECT CHARACTERISTICS

						erature	-40°C ≤ T	$A \le +85^{\circ}C$ for industrial TA $\le +125^{\circ}C$ for extended
Param No.	Symbol	Character	istic	Min	Тур†	Max	Units	Conditions
D420		LVD Voltage on VDD transition high to low	LVV = 0000	1.8	1.86	1.91		
			LVV = 0001	2.0	2.06	2,12	MK -	
			LVV = 0010	2.2	2.27	2.34>	V	
			LVV = 0011	2.4	(2.47)	2.55	V	
			LVV = 0100	(2.5	2.58	2.66	V	
			LVV = 01.01	\$2.7	2.78	2.86	V	
			LVV = 0110	2.8	2.89	2.98	V	
			LVV = 0111	3.0	3.1	3.2	V	
		(C	LVV= IOOO	3.3	3.41	3.52	V	
		117	<b>U</b> VV = 1001	3.5	3.61	3.72	V	
			LVV = 1010	3.6	3.72	3.84	V	
			LVV = 1011	3.8	3.92	4.04	V	
	<		LVV = 1100	4.0	4.13	4.26	V	
			LVV = 1101	4.2	4.33	4.46	V	
(	$ \setminus \setminus )$		LVV = 1110	4.5	4.64	4.78	V	

† Production tested at TAMB = 25°C. Specifications over temp. limits guaranteed by characterization.

DC Cha	aracteris	stics			ture -40°	C ≤ TA	unless otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Internal Program Memory Programming Specifications (Note 1)					
D110	Vpp	Voltage on MCLR/VPP pin	9.00	—	13.25	V	(Note 2)
D112	IPP	Current into MCLR/VPP pin	—	—	5	mAn	
D113	IDDP	Supply current during programming	_	-	102	)mA >	
		Data EEPROM Memory		> ((	$)) \diamond$		
D120	ED	Cell Endurance <sup>(3)</sup>	100K <	TAM	<u> </u>	E/W	-40°C to +85°C
D120A	ED	Cell Endurance <sup>(3)</sup>	(10K)	100K	—	E/W	+85°C to +125°C
D121	Vdrw	VDD for read/write	Vinin/		5.5	V	Using EECON to read/write VMIN = Minimum operating voltage
D122	TDEW	Erase/Write cycle time	—	4	—	ms	
		Program FLASH Memory					
D130	Eр	Cell Endurance	10K	100K	—	E/W	-40°C to +85°C
D130A	EP	Cell Endurance <sup>(4)</sup>	1000	10K	—	E/W	+85°C to +125°C
D131	VPR	VDD for read	VMIN	—	5.5	V	VMIN = Minimum operating voltage
D132	VIE	VDD for Block Erase	4.5	—	5.5	V	Using ICSP port
D132A	Viw	VDD for externally timed erase or write	4.5	—	5.5	V	Using ICSP port
D132B	Vpew	VDD for self-timed write	VMIN	—	5.5	V	VMIN = Minimum operating voltage
D133	TIE	ICSP Block Erase cycle time	_	4	_	ms	Vdd > 4.5V
D133A	Tiw	ICSP Erase or Write cycle time (externally timed)	1	—	_	ms	Vdd > 4.5V
D133A	Tiw	Self-timed Write cycle time	—	2	—	ms	

<b>TABLE 22-2:</b>	MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** These specifications are for programming the on-chip program memory through the use of Table Write instructions.

2: The pin may be kept in this range at times other than programming, but it is not recommended.

**3:** See Section 6.5.1 for additional information.

4: See Section 5.5.2 for additional information.

## 22.3 AC (Timing) Characteristics

#### 22.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2pp	oS	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowercase	letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase	letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I <sup>2</sup> C	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		


#### 22.3.2 TIMING CONDITIONS

The temperature and voltages specified in Table 22-3 apply to all timing specifications unless otherwise noted. Figure 22-4 specifies the load conditions for the timing specifications.


#### TABLE 22-3: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions (unless otherwise stated)
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 22.1 and Section 22.2. LC parts operate for industrial temperatures only.

#### FIGURE 22-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### 22.3.3 TIMING DIAGRAMS AND SPECIFICATIONS



#### TABLE 22-4: EXTERNAL CLOCK TIMING REQUIREMENTS


Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	40	MHz	EC, ECIO
		Oscillator Frequency <sup>(1)</sup>	DC	4	MHz	
			0.1	4	MHz	XT øşc
			4	25	MHz	HSTORE
			4	10	MHz 〈	HS+PL osc
			5	200	kHz	LP osc mode
1	Tosc	External CLKIN Period <sup>(1)</sup>	25		(ns)	ECIO
		Oscillator Period <sup>(1)</sup>	250	- 6	ns	RC osc
			250	10,000	DS	XT osc
			25	250	📏 ns	HS osc
			100	(250))	ns	HS + PLL osc
			25		μs	LP osc
2	Тсү	Instruction Cycle Time <sup>(1)</sup>	100	$\langle - \rangle$	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30	$\rangle$ –	ns	XT osc
	TosH	High or Low Time	25		μs	LP osc
			10)	—	ns	HS osc
4	TosR,	External Clock in (OSC1)	2 -	20	ns	XT osc
	TosF	Rise or Fall Time	∭—	50	ns	LP osc
			<b>`</b> —	7.5	ns	HS osc

**Note 1:** Instruction cycle period (Tcy) equals four times the input oscillator time-base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

<b>TABLE 22-5</b> :	PLL CLOCK TIMING SPECIFICATIONS	$(V_{DD} = 4.2 \text{ TO } 5.5 \text{V})$

Param No.	Sym	Characteristic	Min		Max	Units	Conditions
—	Fosc	Oscillator Frequency Range		ZITIE	10	MHz	HS mode only
—	Fsys	On-chip VCO System Frequency	K4800	-	40	MHz	HS mode only
—	t <sub>rc</sub>	PLL Start-up Time (Lock Time)	—	_	2	ms	
—	$\Delta \text{CLK}$	CLKOUT Stability (Unter)	-2		+2	%	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






Param. No.	Symbol	Characteris	stic	Min	Тур	Max	Units	Conditions
10	TosH2ckL	OSC1 $\uparrow$ to CLKOUT $\downarrow$		_	75	200	ns	(1)
11	TosH2ckH	OSC1 <sup>↑</sup> to CLKOUT <sup>↑</sup>		—	75	200 🔨	(ns)	V (1)
12	TckR	CLKOUT rise time		—	35	100	ns	(1)
13	TckF	CLKOUT fall time		—	35	100	⊳ <sub>ns</sub>	(1)
14	TckL2ioV	CLKOUT ↓ to Port out v	/alid	—	$\tau$	0.5TCY+20	ns	(1)
15	TioV2ckH	Port in valid before CLK	OUT ↑	0.25Tcy + 25	ΩĤ)		ns	(1)
16	TckH2iol	Port in hold after CLKO	UT ↑	0()	$\langle T \rangle$	~ _	ns	(1)
17	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to Pe	ort out valid		$>_{50}$	150	ns	
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to	PIC18FXXX			_	ns	
18A		Port input invalid (I/O in hold time)	PIC18LFXXX	200		_	ns	
19	TioV2osH	Port input valid to OSC (I/O in setup time)	It Ma	0	_	—	ns	
20	TioR	Port output rise time	PIC18FXXX		10	25	ns	
20A		$\wedge (( \square )$	PIC18LFXXX			60	ns	
21	TioF	Port output fail time	PIC18FXXX	—	10	25	ns	
21A			PIC18LFXXX			60	ns	
22††	Tinp 🔨	NT pin high or low time		Тсу		_	ns	
23††	TREP	RB7:RB4 change INT high or low time		Тсу	_	_	ns	
24†† 🎧	TROP	RC7:RC4 change INT h		20			ns	

#### TABLE 22-6: CLKOUT AND I/O TIMING REQUIREMENTS


these parameters are asynchronous events not related to any internal clock edges.

**Note**  $1 \downarrow j$  Measurements are taken in RC mode, where CLKOUT output is 4 x Tosc.

## FIGURE 22-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING







## TABLE 22-7:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER<br/>AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2		770	(pus	
31	Twdt	Watchdog Timer Time-out Period (No Postscaler)	7	18	A [[33]] C	ms	
32	Tost	Oscillation Start-up Timer Period	1024 650		1024Tosc		Tosc = OSC1 period
33	TPWRT	Power up Timer Peripe	28	72	132	ms	
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchoog Umer Reset		2	—	μs	
35	TBOR	Brown-out Reset Pulse Width	200	_	—	μs	$VDD \le BVDD$ (see D005)
36	TIVRST	Time for Internal Reference Voltage to become stable		20	50	μs	

#### FIGURE 22-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 22-8:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
-------------	---

Param No.	Symbol		Characteristic	с	Min	Max	Units	Conditions
40	Tt0H	T0CKI High	Pulse Width	No Prescaler	0.5Tcy + 20	—	ns	
				With Prescaler	10	_	ns	
41	Tt0L	T0CKI Low	Pulse Width	No Prescaler	0.5TCY + 20	_	ns	
				With Prescaler	10	—	ns	П
42	Tt0P	T0CKI Perio	bd	No Prescaler	Tcy + 10	—	ns	
				With Prescaler	Greater of:	AT I	(ns)	N∖ <del>≜</del> prescale
					20 ns or <u>Tcy +40</u>		$\Pi \subset$	value
	<b>T</b> (4) (	<b>T</b> ( 0) ()				13 -		(1, 2, 4,, 256)
45	Tt1H	T1CKI	Synchronous, no		0.575×+120		ns	-
		High Time	Synchronous,	PIC18FXXX	10	—	ns	
			with prescale?	PICIABLEXXX	25	—	ns	
		n	Asynchronous	PIC18FXXX	30	—	ns	
	_		RIOL	PIC18LFXXX	50		ns	
46	Tt1	TICKEOW	Synchronous, no	prescaler	0.5TCY + 5		ns	
		Time	Synchronous,	PIC18FXXX	10		ns	
L			with prescaler	PIC18LFXXX	25	_	ns	
			Asynchronous	PIC18FXXX	30	_	ns	
				PIC18LFXXX	TBD	TBD	ns	
47	Tt1P	T1CKI input period	Synchronous		Greater of: 20 ns or <u>Tcy + 40</u> N	—	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—	ns	
	Ft1	T1CKI oscil	llator input frequency range		DC	50	kHz	
48	Tcke2tmrl	Delay from timer incren	external T1CKI cl	ock edge to	2Tosc	7Tosc	—	







TABLE 22-9: CAP	TURE/COMPARE/PWM REQUIREMENTS (	(CCP1	AND CCP2)	)
-----------------	---------------------------------	-------	-----------	---

Param. No.	Symbol	CI	naracteristi	C	Min	Max	Units	Conditions
50	TccL	CCPx input low	No Presca	er	0.5Tcy + 20		ns	
		time	With	PIC18FXXX	10		ns	
			Prescaler	PIC18LFXXX	20		ns	
51	TccH	CCPx input	No Presca	er	0.5TCY + 20	١	ns [	
		high time	With	PIC18FXXX	10		PAS 1	
			Prescaler	PIC18LFXXX	20	KAN	ns	
52	TccP	CCPx input perio	bd		BTCX + 40	$\rightarrow$ –	ns	N = prescale value (1,4 or 16)
53	TccR	CCPx output fall	time 🥟	PIC18FXXX		25	ns	
			NIC	PIC18LFXXX	_	45	ns	
54	TccF ,	CEPX output tal	time	PIC18FXXX	—	25	ns	
			)) \ 1			45	ns	
	R							




#### FIGURE 22-11: PARALLEL SLAVE PORT TIMING (PIC18F4X2)

## TABLE 22-10: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F4X2)

Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions
62	TdtV2wrH	Data in valid before $\overline{WR}^{\uparrow}$ or $\overline{CS}$ (setup time)	↑	20 25	AT		Extended Temp. range
63	TwrH2dtl	$\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ to data–in invalid	PIC18FXXX	DZONV		ns	
		(hold time)	PIG18EEXXX	35	_	ns	
64	TrdL2dtV	RD↓ and CS↓ to data_out valid	ILAN	—	80	ns	
				—	90	ns	Extended Temp. range
65	TrdH2dtl	RD1 or CS to data-out invalid		10	30	ns	
66	TibfINH	Aphibit of the IBF flag bit being c WR↑ or CS↑	leared from		3Тсү		






#### TABLE 22-11: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input	Тсу		Ins	$\mathcal{Y}$	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	$\overline{//}$	ns	
71A		(Slave mode)	Single Byte	40	$\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{$	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1-25TGX+30		ns	
72A		(Slave mode)	Single Byte	$2$ 40 $\sim$	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to	100	_	ns		
73A	Тв2в	Last clock edge of Byte1 to the of Byte2	e 1st clock edge	1.5Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold time of SDI data input to	SCK edge	100		ns	
75	TdoR	SDO data output rise time	PIC18FXXX	_	25	ns	
			PIC18LFXXX	—	45	ns	
76	TdoF	SDQ data output fall time		—	25	ns	
78	TscR	SCK output rise time	PIC18FXXX	—	25	ns	
		(Master mode)	PIC18LFXXX		45	ns	
79	TSEF	SCK output fall time (Master mode)		—	25	ns	
80	TscH2eloV,	SDO data output valid after PIC18FXXX		_	50	ns	
	Tscl2doV	SCK edge	PIC18LFXXX		100	ns	

**Note 1:** Requires the use of Parameter #73A.



#### FIGURE 22-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

#### TABLE 22-12: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characterist	ic	Min	Max	Units	Conditions
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	~	(ns)	) >
71A		(Slave mode)	Single Byte	40 <	$\sqrt{+}$	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + ββ	$\langle \gamma \rangle$	ns	
72A		(Slave mode)	Single Byte	49	>	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input t	2 100	_	ns		
73A	Тв2в	Last clock edge of Byte1 to th of Byte2	1.5Tcy + 40	_	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	_	ns	
75	TdoR	SDO data output rise time	RIC18FXXX	—	25	ns	
			PIC18 <b>LF</b> XXX		45	ns	
76	TdoF	SDO data output fail time		—	25	ns	
78	TscR	SCK output rise time	PIC18FXXX	—	25	ns	
		(Master mode)	PIC18LFXXX		45	ns	
79	TscF 🔨 🗍	SCK output fall time (Master r	node)	—	25	ns	
80	TseH2doV	SDO data output valid after	PIC18FXXX	_	50	ns	
$\sim$	Tsól2doV	SCK edge	PIC18LFXXX		100	ns	
81	TdoV2scH, TdoV2scL	SDO data output setup to SC	K edge	Тсү	_	ns	

**Note 1:** Requires the use of Parameter # 73A.





FIGURE 22-14: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

#### TABLE 22-13: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0))

Param. No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\mathrm{SS}}\downarrow$ to $\mathrm{SCK}\downarrow$ or $\mathrm{SCK}\uparrow$ input		Тсү	—	ns	<pre>}</pre>
71	TscH	SCK input high time	Continuous	1.25Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40 ~~~~	$\mathcal{A}$	∖)ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Ter + 30	$\overline{\gamma}$	ns	
72A		(Slave mode)	Single Byte	(1) AP	~_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK ec	2 100	—	ns		
73A	Тв2в	Last clock edge of Byte1 to the first clock	1.5Tcy + 40	_	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edg	je	100	—	ns	
75	TdoR	SDO data output rise time	PIC18FXXX	_	25	ns	
			PIC18LFXXX		45	ns	
76	TdoF	SDO data output fath time	·	_	25	ns	
77	TssH2doZ	SS↑ to SDO output hi}impedance		10	50	ns	
78	TscR	SCK output rise time (Master mode)	PIC18FXXX	_	25	ns	
		TRU	PIC18LFXXX		45	ns	
79	TscF <	SOK output fall time (Master mode)	_	25	ns		
80	TscH2doV	SDD data output valid after SCK edge PIC18FXXX			50	ns	
ſ	TSCL2dOV		PIC18LFXXX			ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_	ns	

**Note 1:** Requires the use of Parameter # 73A.




## TABLE 22-14: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to $SCK\downarrow$ or $SCK\uparrow$ input		Тсү	_	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	$\gamma + ($	)ns 🗸	
71A		(Slave mode)	Single Byte	40	H,	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25 62 + 30	$\rightarrow$ –	ns	
72A		(Slave mode)	Single Byte	$\int \sqrt{40}$	_	ns	(Note 1)
73A	Тв2в	Last clock edge of Byte1 to the first	clock edge of Byte?	1.6TcY + 40		ns	(Note 2)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SC	K edge	100	_	ns	
75	TdoR	SDO data output rise time	PICIEFXXX	—	25	ns	
			PIC18LFXXX		45	ns	
76	TdoF	SDO data output fall time	77	—	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance		10	50	ns	
78	TscR	SCK output rise time	PIC18FXXX	—	25	ns	
		(Master mode)	PIC18LFXXX	—	45	ns	
79	TscF	SCK output fail time (Master mode	e)	—	25	ns	
80	TscH2do¥, (	SDO data output valid after SCK	PIC18FXXX	—	50	ns	
	TscL2doV∖	edge>	PIC18LFXXX	—	100	ns	
82	TSSE2doV	SDO data output valid after $\overline{SS}\downarrow$	PIC18FXXX		50	ns	
$ \land $	())	edge	PIC18LFXXX		100	ns	
83	TseH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	—	ns	

**Note 1:** Requires the use of Parameter # 73A.






## TABLE 22-15: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	4700		Phs((	only relevant for Repeated
		Setup time	400 kHz mode	600		$\Pi$ $\Pi_{C}$	START condition
91	THD:STA	START condition	100 kHz mode	ADOR	MIL .	ns	After this period, the first
		Hold time	400 KHZMODDE	600	_		clock pulse is generated
92	Tsu:sto	STOP condition	1990 kHa bhode	4700	_	ns	
		Setup time	7400 kHz mode	600	_		
93	THD:STO	SFOP condition	100 kHz mode	4000	_	ns	
		Hote time	400 kHz mode	600	_		

## FIGURE 22-17: I<sup>2</sup>C BUS DATA TIMING




Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
100	Thigh	Clock high time	100 kHz mode	4.0	—	μs	PIC18FXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μs	PIC18FXXX must operate at a minimum of 10 MHz
			SSP Module	1.5TCY	_		
101	TLOW	Clock low time	100 kHz mode	4.7	—	μs	PIC18FXXX-must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μs ≺	PIC18FXXX must operate at a minimum of 10 MHz
			SSP Module	1.5TCY	_		
102	Tr	SDA and SCL rise	100 kHz mode		1000 \	\ns	$\geq$
		time	400 kHz mode	20 + 0.1Св	360	ma	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall	100 kHz mode		300	ns	
		time	400 kHz mode	20 + 0.1CB	√300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	START condition	100 kHz mode	4.7	_	μs	Only relevant for Repeated
		setup time	400 kHz mode	0.6		μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	—	μs	After this period, the first clock
		time	400 KHz mode	0.6	—	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0		ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250		ns	(Note 2)
			400 kHz mode	100		ns	
92	TSU:STO	STOPLeondition	100 kHz mode	4.7		μs	
	()	setup time	400 kHz mode	0.6	—	μs	
109 \	NAAA V	Output valid from	100 kHz mode	_	3500	ns	(Note 1)
	$\sim$	clock	400 kHz mode	—	—	ns	
110	TBUF	Bus free time	100 kHz mode	4.7		μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmission can start
D102	Св	Bus capacitive loading		_	400	pF	

#### TABLE 22-16: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE)

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast mode I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. TR max. + TsU:DAT = 1000 + 250 = 1250 ns (according to the standard mode I<sup>2</sup>C bus specification) before the SCL line is released.







TABLE 22-17:	MASTER SSP I <sup>2</sup> C BUS START/STOP BITS REQUIREMENTS
--------------	--

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	~ <u>n</u> (C	MA	Repeated START condition
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1	LAG	0000	condition
91	THD:STA	START condition	100 kHz mode	2(TOSPITBRO + 4)	_	ns	After this period, the
		Hold time	400 kHz mode	2(10sc)(BRG + 1)	_		first clock pulse is generated
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)			generated
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	
	R	Setup time	400 kHz mode	2(Tosc)(BRG + 1)			
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)			
93	THD:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)			

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

## FIGURE 22-19: MASTER SSP I<sup>2</sup>C BUS DATA TIMING




Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Thigh	Clock high time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			400 kHz mode	2(Tosc)(BRG + 1)		ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)		ms	
101	TLOW	Clock low time	100 kHz mode	2(Tosc)(BRG + 1)		ms	
			400 kHz mode	2(Tosc)(BRG + 1)		ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)		ms	Δ.
102	Tr	SDA and SCL	100 kHz mode	—	1000	ns	CB is specified to be from
		rise time	400 kHz mode	20 + 0.1Св	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	—	300	ns	
103	TF	SDA and SCL	100 kHz mode	—	300	ns C	CB is specified to be from
		fall time	400 kHz mode	20 + 0.1Св	300 <	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>		100	/\nss	
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	DH/	) ms	Only relevant for
		setup time	400 kHz mode	2(Tosc)(BRG = 1)		ms	Repeated START
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG +)1)	2 —	ms	condition
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	After this period, the first
		hold time	400 kHz modę	2(Tosc)(BRG + 1)	—	ms	clock pulse is generated
			1 MHz mode(1)	2(Tosc)(BRG + 1)		ms	
106	THD:DAT	Data input	100 kHz mode	0		ns	
		hold time	400 kHz mode	0	0.9	ms	
		$\sim \uparrow$	1 MHz mode <sup>(1)</sup>	TBD		ns	
107	TSU:DAT	Data input	100 kHz mode	250	—	ns	(Note 2)
		setup time	400 kHz mode	100		ns	
	$\sim$		1 MHz mode <sup>(1)</sup>	TBD	—	ns	
92	TSU:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	
	BU	setup time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—	ms	
109	TAA	Output valid from	100 kHz mode	_	3500	ns	
		clock	400 kHz mode	—	1000	ns	
			1 MHz mode <sup>(1)</sup>	_	—	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	—	ms	Time the bus must be free
			400 kHz mode	1.3	_	ms	before a new transmission
			1 MHz mode <sup>(1)</sup>	TBD	_	ms	can start
D102	Св	Bus capacitive loa	ading	—	400	pF	

## TABLE 22-18: MASTER SSP I<sup>2</sup>C BUS DATA REQUIREMENTS

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

2: A fast mode I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter #102.+ parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode) before the SCL line is released.


#### FIGURE 22-20: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



#### TABLE 22-19: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	~ []		11e		
		Clock high to data out valid	PIC18FXXX		40	ns	
			EIC18LFXXX	—	100	ns	
121	Tckrf		PIC18FXXX	—	20	ns	
		(Master mode)	PIC18LFXXX	—	50	ns	
122	Tdtrf	Data out rise time and fall time	PIC18 <b>F</b> XXX	_	20	ns	
			PIC18LFXXX	—	50	ns	
	L L						

#### FIGURE 22-21: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 22-20: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE) Data hold before CK HEDTING HOLD R	AATI	0[][4]	ns	
126	TckL2dtl	Data hold after CK + (bt hold time)	15	_	ns	

# TABLE 22-21: A/D CONVERTER CHARACTERISTICS: PIC18FXX2 (INDUSTRIAL, EXTENDED) PIC18LFXX2 (INDUSTRIAL)


Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
A01	Nr	Resolution		_	10	bit	VREF = VDD ≥ 3.0V
			—		TBD	bit	VREF = VDD < 3.0V
A03	EIL	Integral linearity error	_		<±1 TBD	LSb LSb	$VREF = VDD \ge 3.0V$ $VREF = VDD < 3.0V$
A04	Edl	Differential linearity error	—		<±1 TBD	LSb LSb	VREF = VDP = 3.0V VREF = VDP < 3.0V
A05	Efs	Full scale error	—		<±1 TBD	LSb LSb	VREF = VOD ≥ 3.0V VREF = VDD < 3.0V
A06	Eoff	Offset error	—		<±1 TBD		$V_{REF} = V_{DD} \ge 3.0V$ $V_{REF} = V_{DD} < 3.0V$
A10		Monotonicity	g	uarantee	ed <sup>(3)</sup>	<u>~</u>	$VSS \le VAIN \le VREF$
A20 A20A	Vref	Reference voltage (VREFH - VREFL)	0V 3V		$\bigcirc$	V V	For 10-bit resolution
A21	Vrefh	Reference voltage High	AVss	1H	AVDD + 0.3V	V	
A22	Vrefl	Reference voltage Low	AVss - 0,3W		AVdd	V	
A25	Vain	Analog input voltage	AVss - 0.3V	_	Vref + 0.3V	V	
A30	ZAIN	Recommended impedance of analog voltage source	<u> </u>	_	10.0	kΩ	
A40	IAD	A/D conversion RIG18FXXX	—	180	—	μΑ	Average current
		current (VDD) PIC 18LFXXX	—	90	—	μA	consumption when A/D is on <b>(Note 1)</b>
A50	IREF	VREF input current (Note 2)	10		1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD see Section 17.0.
			—	—	10	μΑ	During A/D conversion cycle

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module. VREF current is from RA2/AN2/VREF- and RA3/AN3/VREF+ pins or AVDD and AVSS pins, whichever is selected as reference input.

**2:**  $Vss \le Vain \le Vref$ 

3: The A/D conversion result never decreases with an increase in the Input Voltage, and has no missing codes.





#### TABLE 22-22: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characte	Characteristic		Max	Units	Conditions
130	Tad	A/D clock period	PIC18FXXX	1.6	20 <sup>(5)</sup>	μs	Tosc based, VREF ≥ 3.0V
			PIC18LFXXX	3.0	20 <b>(5)</b>	μs	Tosc based, VREF full range
			PIC18FXXX	2.0	6.0	μs	A/D RC mode
			PIC18LFXXX	3.0	9.0	N us T	A/D RC mode
131	TCNV	Conversion time (not including acquisition	11	22	TAD		
132	TACQ	Acquisition time (Note	3)			μs μs	-40°C ≤ Temp ≤ 125°C 0°C ≤ Temp ≤ 125°C
135	Tswc	Switching Time from co	$onvert \rightarrow sample$	5 —	(Note 4)		
136	Тамр	Amplifier settling time (	1	_	μs	This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).	

Note 1: ADRES register may be read on the following Tcy cycle.

2: See Section 17.0 for minimum conditions, when input voltage has changed more than 1 LSb.

**3:** The time for the holding capacitor to acquire the "New" input voltage, when the voltage changes full scale after the conversion (AVDD to AVSS, or AVSS to AVDD). The source impedance (*Rs*) on the input channels is 50.9.

4; Jon the next Q4 cycle of the device clock.

**5**.<sup>''</sup> The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

# PIC18FXX2

NOTES:

## 23.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The information provided in this section is for **design** guidance and is not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25°C. 'Max' or 'min' represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ), respectively, where  $\sigma$  is standard deviation over the whole temperature range.


Graphs are not available at this time.

NOTES:

## 24.0 PACKAGING INFORMATION

### 24.1 Package Marking Information

#### 28-Lead PDIP (Skinny DIP)



Exa	mple		
5	$\bigcirc$	PIC18F242-I/SP	$\bigcirc$
	<b>2</b>	0117017	$\bigcirc$

### 28-Lead SOIC



Example




Legen	d: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information.

\* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

## Package Marking Information (Cont'd)

#### 40-Lead PDIP



## Example




#### 44-Lead TQFP




#### Example



#### 44-Lead PLCC




Example



#### 24.2 **Package Details**

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)



	Units	INCHES*			Μ		
Dimens	sion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.150	.160	3.56	3.81	4.06
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.310	.325	7.62	7.87	8.26
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56
Overall Row Spacing	§ eB	.320	.350	.430	8.13	8.89	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


\* Controlling Parameter § Significant Characteristic

Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-095

28-Lead Plastic Small Outline (SO) – Wide, 300 mil (SOIC)




	Units		INCHES*		MILLIMETERS		5
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.050			1.27	
Overall Height	А	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	Е	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59
Overall Length	D	.695	.704	.712	17.65	17.87	18.08
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle Top	φ	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

\* Controlling Parameter § Significant Characteristic

Notes:

Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-052

40-Lead Plastic Dual In-line (P) – 600 mil (PDIP)



	Units	INCHES*		MILLIMETERS		6	
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		40			40	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.160	.175	.190	4.06	4.45	4.83
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-011

44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units		INCHES		MILLIMETERS*		
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	А	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	φ	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter § Significant Characteristic


g Significant C


Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-026

## 44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)





	Units		INCHES*		MILLIMETE		RS	
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		44			44		
Pitch	р		.050			1.27		
Pins per Side	n1		11			11		
Overall Height	А	.165	.173	.180	4.19	4.39	4.57	
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06	
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89	
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86	
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27	
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25	
Overall Width	Е	.685	.690	.695	17.40	17.53	17.65	
Overall Length	D	.685	.690	.695	17.40	17.53	17.65	
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66	
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66	
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00	
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00	
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33	
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81	
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53	
Mold Draft Angle Top	α	0	5	10	0	5	10	
Mold Draft Angle Bottom	β	0	5	10	0	5	10	

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-047

NOTES:

## APPENDIX A: REVISION HISTORY

## Revision A (June 2001)

Original data sheet for PIC18FXX2 family.

## APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table 1.

## TABLE 1: DEVICE DIFFERENCES

Feature	PIC18F242	PIC18F252	PIC18F442	PIC18F452
Program Memory (Kbytes)	16	32	16	32
Data Memory (Bytes)	768	1536	768	1536
A/D Channels	5	5	8	8
Parallel Slave Port (PSP)	No	No	Yes	Yes
Package Types	28-pin DIP 28-pin SOIC	28-pin DIP 28-pin SOIC	40-pin DIP 44-pin PLCC 44-pin TQFP	40-pin DIP 44-pin PLCC 44-pin TQFP

## APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

## APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

## APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN716, "Migrating Designs from PIC16C74A/74B to PIC18F442." The changes discussed, while device specific, are generally applicable to all mid-range-to-enhanced device migrations.

This Application Note is available as Literature Number DS00716.

## APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN726, "PIC17CXXX to PIC18FXXX Migration." This Application Note is available as Literature Number DS00726.

NOTES:

## INDEX

## Α

A/D	. 179
A/D Converter Flag (ADIF Bit)	. 181
A/D Converter Interrupt, Configuring	. 182
Acquisition Requirements	
ADCON0 Register	. 179
ADCON1 Register 179	
ADRESH Register	179
ADRESH/ADRESL Registers	181
ADRESL Register	
Analog Port Pins	
Analog Port Pins	1,90
Associated Registers	
Block Diagram	
Block Diagram, Analog Input Model	
Configuring the Module	. 182
Conversion Clock (TAD)	. 184
Conversion Status (GO/DONE Bit)	
Conversions	
Converter Characteristics	
Equations	
Minimum Charging Time	. 183
Examples	
Calculating the Minimum Required	
Acquisition Time	. 183
Results Registers	
Special Event Trigger (CCP) 118	
TAD vs. Device Operating Frequencies	
Timing Diagram	285
Use of the SSP2 Trigger	186
Absolute Maximum Ratings	
AC (Timing) Characteristics	
Load Conditions for Device Timing Specifications	
Parameter Symbology	
Temperature and Voltage Specifications	
Timing Conditions	.201
ADCON0 Register	
GO/DONE Bit	
ADCON1 Register	
ADDLW	
ADDWF	
ADDWFC	
ADRESH Register	. 179
ADRESH/ADRESL Registers	
ADRESL Register	. 179
AKS	. 153
Analog-to-Digital Converter. See A/D	
ANDLW	. 216
ANDWF	
Assembler	
MPASM Assembler	. 251

### В

Baud Rate Generator 14	49
BC	17
BCF	18
BF	53
Block Diagrams	
A/D Converter	31
Analog Input Model 18	
Baud Rate Generator14	
Capture Mode Operation11	
Compare Mode Operation11	
Low Voltage Detect	
External Reference Source	38
Internal Reference Source	38
MSSP	
I <sup>2</sup> C Mode	32
MSSP (SPI Mode)	
On-Chip Reset Circuit	
Parallel Slave Port (PORTD and PORTE)	
PIC18F2X2	
PIC18F4X2	
PLL	
PORTA	13
RA3:RA0 and RA5 Port Pins8	25
RA4/T0CKI Pin	
RA6 Pin	
PORTB	00
RB2:RB0 Port Pins8	20
RB3 Pin	
RB7:RB4 Port Pins	38
PORTC (Peripheral Output Override)	
PORTD (I/O Mode)	
PORTE (I/O Mode)	<del>3</del> 5
PWM Operation (Simplified)12	
Timer1	
Timer1 (16-bit R/W Mode)10	
Timer2	
Timer3 11	
Timer3 (16-bit R/W Mode) 11	12
USART	
Asynchronous Receive 17	
Asynchronous Transmit 16	
Watchdog Timer 20	
BN	
BNC	
BNN	
BNOV	-
BNZ 22	20
BOR. See Brown-out Reset.	
BOV	23
BRA	21
BRG. See Baud Rate Generator.	
Brown-out Reset (BOR)26, 19	<del>)</del> 3
Timing Diagram27	71
BSF	21
BTFSC	
BTFSS	22
BTG	
Bus Collision During a RESTART Condition	
Bus Collision During a START Condition	
Bus Collision During a STOP Condition	
BZ	

## С

CALL	
Capture (CCP Module)	
Associated Registers	
Block Diagram	
CCP Pin Configuration	117
CCPR1H:CCPR1L Registers	117
Software Interrupt	117
Timer1/Timer3 Mode Selection	117
Capture/Compare/PWM (CCP)	115
Capture Mode. See Capture	
CCP1	116
CCPR1H Register	
CCPR1L Register	116
CCP1CON and CCP2CON Registers	115
CCP2	116
CCPR2H Register	116
CCPR2L Register	116
Compare Mode. See Compare	
Interaction of Two CCP Modules	116
PWM Mode. See PWM.	
Timer Resources	116
Timing Diagram	273
Clocking Scheme/Instruction Cycle	
CLRF	
CLRWDT	
Code Examples	
16 x 16 Signed Multiply Routine	
16 x 16 Unsigned Multiply Routine	
8 x 8 Signed Multiply Routine	
8 x 8 Unsigned Multiply Routine	
Changing Between Capture Prescalers	
Erasing a FLASH Program Memory Row	
Fast Register Stack	
How to Clear RAM (Bank1) Using	
Indirect Addressing	50
Initializing PORTA	
Initializing PORTB	
Initializing PORTC	
Initializing PORTD	
Initializing PORTE	
Loading the SSPBUF register	
Reading a FLASH Program Memory Word	
Saving STATUS, WREG and BSR	
Registers in RAM	83
Writing to FLASH Program Memory	
Code Protection	
COMF	
Compare (CCP Module)	
Associated Registers	
Block Diagram	
CCP Pin Configuration	
CCPR1 Register	
Software Interrupt	
Special Event Trigger107, 113, 1	
Timer1/Timer3 Mode Selection	
Configuration Bits Context Saving During Interrupts	
Example Code	
Conversion Considerations	
CPFSEQ	
CPFSGT	
CPFSLT	

## D

Data EEPROM Memory	
Associated Registers	68
Code Examples	
Data EEPROM Read	67
Data EEPROM Write	67
EEADR Register	65
EECON1 Register	65, 66
EECON2 Register	65
Operation during Code Protect	68
Protection Against Spurious Write	68
Reading	67
Write Verify	68
Writing	67
Data Memory	42
General Purpose Registers	
Map for PIC18F242/442	43
Map for PIC18F252/452	44
Special Function Registers	42
DAW	228
DC Characteristics	259, 262
DCFSNZ	229
DECF	228
DECFSZ	229
Development Support	251
Device Differences	
Direct Addressing	51

## Е

Effect	157
Electrical Characteristics	257
Errata	5

#### F

Firmware Instructions	209
FLASH Program Memory	55
Associated Registers	
Block Diagrams	
Table Writes to FLASH Program Memory	61
Control Registers	
EECON1 Register	
Erase Sequence	
Erasing	
Example	
Operation During Code Protect	
Reading	
Example	
TABLAT Register	
Table Pointer	
Boundaries Based on Operation	58
Table Pointer Boundaries	
Table Reads and Table Writes	
Block Diagrams	
Reads from FLASH Program Memory	59
Table Read Operation	55
Table Write Operation	56
Writing to	
Protection Against Spurious Writes	63
Unexpected Termination	
Write Verify	63

## G

General Call Address Sequence	146
General Call Address Support	146
GOTO	230

L

I/O Ports	
I <sup>2</sup> C (SSP Module)	
ACK Pulse	136 137
Read/Write Bit Information (R/W Bit)	137
I <sup>2</sup> C Master Mode Reception	
I <sup>2</sup> C Mode	
Clock Stretching	142
I <sup>2</sup> C Mode (SSP Module)	
Registers	132
I <sup>2</sup> C Module	400 407
ACK Pulse	
Acknowledge Sequence Timing	
Baud Rate Generator	
Block Diagram	
Baud Rate Generator	149
BRG Reset due to SDA Collision	
BRG Timing	150
Bus Collision	
Acknowledge	157
Restart Condition	
Restart Condition Timing (Case1)	
Restart Condition Timing (Case2)	
START Condition	
START Condition Timing	
STOP Condition	
STOP Condition Timing (Case1)	
STOP Condition Timing (Case2)	
Transmit Timing	
Bus Collision and Arbitration	
Bus Collision timing	
Clock Arbitration	
Effects of a RESET	
General Call Address Support	
Master Mode	
Operation	
Repeated START Timing	
Master Mode 7-bit Reception Timing	
Master Mode START Condition	
Master Mode Timing (Transmission)	
Master Mode Transmission	
Master Mode Transmit Sequence	
Multi-Master Mode	157
Operation	
Read/Write Bit Information (R/W Bit)	136, 137
Repeat START Condition Timing	
Serial Clock (RC3/SCK/SCL)	
Slave Mode	
Addressing	
Reception	
Transmission	
Slave Mode Timing (10-bit Reception, SEN	
Slave Mode Timing (10-bit reception, SEN	
Slave Mode Timing (10-bit Transmission).	
Slave Mode Timing (7-bit Reception, SEN	
Slave Mode Timing (7-bit Reception, SEN =	
Slave Mode Timing (7-bit Transmission)	
SLEEP Operation	
SSPCON1 Register	
SSPCON2 Register	
SSPSTAT Register	
STOP Condition Receive or Transmit Timir	
STOP Condition Timing	
Timing Diagram, Data	
Timing Diagram, START/STOP Bits	

ICEPIC In-Circuit Emulator	
ID Locations	
INCFSZ	. 231
In-Circuit Serial Programming (ICSP)193	, 208
Indirect Addressing	51
INDF and FSR Registers	
Indirect Addressing Operation	51
Indirect File Operand	
INFSNZ Instruction Cycle	
Instruction Cycle Instruction Flow/Pipelining	39
Instruction Format	
Instruction Set	
ADDLW	
ADDWF	
ADDWFC	
ANDLW	-
ANDWF	
BC	. 217
BCF	. 218
BN	. 218
BNC	. 219
BNN	. 219
BNOV	. 220
BNZ	. 220
BOV	-
BRA	
BSF	
BTFSC	
BTFSS	
BTG	-
BZ	
CALL	
CLRF	-
CLRWDT	
COMF CPFSEQ	
	-
CPFSGT CPFSLT	
DAW	
DAW DCFSNZ	
DECF	
DECFSZ	
GOTO	
INCF	
INCFSZ	
INFSNZ	
IORLW	
IORWF	
LFSR	233
MOVF	233
MOVFF	. 234
MOVLB	234
MOVLW	. 235
MOVWF	. 235
MULLW	. 236
MULWF	. 236
NEGF	. 237
NOP	. 237
POP	238
PUSH	238
RCALL	
RESET	
RETFIE	. 240

RETLW	240
RETURN	
RLCF	241
RLNCF	
RRCF	
RRNCF	
SETF	
SLEEP	
SUBFWB	
SUBLW	
SUBWF	
SUBWFB	-
SWAPF	
TBLRD	
TBLWT	
TSTFSZ	
XORLW	
XORWF	
Summary Table	
INT Interrupt (RB0/INT). See Interrupt Sources.	
INTCON Register	
RBIF Bit	
INTCON Registers	73
Inter-Integrated Circuit. See I <sup>2</sup> C.	
Interrupt Sources	193
A/D Conversion Complete	
Capture Complete (CCP)	
Compare Complete (CCP)	
INT0	
Interrupt-on-Change (RB7:RB4)	
PORTB, Interrupt-on-Change	
RB0/INT Pin, External	
TMR0	
TMR0 Overflow	
TMR0 Overflow	
	,
TMR2 to PR2 Match	
TMR2 to PR2 Match (PWM)	
TMR3 Overflow	
USART Receive/Transmit Complete	
Interrupts	
Logic	72
Interrupts, Enable Bits	
CCP1 Enable (CCP1IE Bit)	117
Interrupts, Flag Bits	
A/D Converter Flag (ADIF Bit)	181
CCP1 Flag (CCP1IF Bit)	117
CCP1IF Flag (CCP1IF Bit)	118
Interrupt-on-Change (RB7:RB4)	
Flag (RBIF Bit)	
IORLW	
IORWF	
IPR Registers	
Κ	
KEELOQ Evaluation and Programming Tools	
L	

L	
LATE Register	
LFSR	
Low Voltage Detect	
Block Diagrams	
External Reference Source	
Internal Reference Source	
Converter Characteristics	
Effects of a RESET	
Operation	
Current Consumption	191

	During SLEEP	191
	Reference Voltage Set Point	
	Waveforms	
_		

LVD. See Low Voltage Detect .

## Μ

Master SSP (MSSP) Module Overview 123
Master Synchronous Serial Port (MSSP). See MSSP.
Master Synchronous Serial Port. See MSSP.
Memory Organization
Data Memory 42
Program Memory35
Memory Programming Requirements 265
Migration from Baseline to Enhanced Devices 298
Migration from High-End to Enhanced Devices
Migration from Mid-Range to Enhanced Devices
MOVF
MOVFF
MOVLB
MOVLW
MOVWF
MPLAB C17 and MPLAB C18 C Compilers 251
MPLAB ICD In-Circuit Debugger253
MPLAB ICE High Performance Universal
In-Circuit Emulator with MPLAB IDE
MPLAB Integrated Development
Environment Software 251
MPLINK Object Linker/MPLIB Object Librarian
MSSP 123
Block Diagram (SPI Mode) 123
Control Registers (general) 123
Enabling SPI I/O
Operation
Typical Connection
MSSP Module
SPI Master Mode 128
SPI Master/Slave Connection
SPI Slave Mode
MULLW
Multi-Master Mode
MULWF
N
NEGF
NOP
-
0
OPCODE Field Descriptions
OPTION_REG Register
PSA Bit
T0CS Bit
T0PS2:T0PS0 Bits
T0SE Bit 103
Oscillator Configuration
EC
ECIO 17
HS
HS + PLL
LP
RC
RCIO
XT
Oscillator Selection
193

### Ρ

-	
Packaging	9
Parallel Slave Port (PSP)	R
Associated Registers	
Block Diagram98	
RE0/RD/AN5 Pin	
RE1/WR/AN6 Pin	3
RE2/CS/AN7 Pin	
Read Waveforms	-
	1
Select (PSPMODE Bit)93, 98	3
Timing Diagram274	1
Write Waveforms98	3
PICDEM 1 Low Cost PICmicro	
Demonstration Board	R
PICDEM 17 Demonstration Board	
	Ŧ
PICDEM 2 Low Cost PIC16CXX	
Demonstration Board253	3
PICDEM 3 Low Cost PIC16CXXX	
Demonstration Board254	1
PICSTART Plus Entry Level	т
Development Programmer253	
PIE Registers78	3
Pin Functions	
MCLR/VPP	3
OSC1/CLKI	
OSC1/CLKIN 13	
OSC2/CLKO/RA610	)
OSC2/CLKOUT 13	3
RA0/AN0	3
RA1/AN1	
RA2/AN2/VREF	
RA2/AN2/VREF13	
RA3/AN3/VREF+10, 13	3
RA4/T0CKI 10, 13	3
RA5/AN4/SS	
RA5/AN4/SS/LVDIN	
RB0/INT14	
RB0/INT011	1
RB114	4
RB1/INT111	1
RB2	
RB2/INT211	
RB314	
RB3/CCP211	1
RB4	4
RB5/PGM	1
RB6/PGC	
RB7/PGD 11, 14	
RC0/T1OSO/T1CKI 12, 15	
RC1/T1OSI/CCP2 12, 15	5
RC2/CCP1	
RC3/SCK/SCL	
RC4/SDI/SDA 12, 15	
RC5/SDO 12, 15	
RC6/TX/CK 12, 15	5
RC7/RX/DT 12, 15	5
RD0/PSP0	
RD1/PSP1	
RD2/PSP216	
RD3/PSP316	6
	6
RD3/PSP316	6 6
RD3/PSP3	5 5 5
RD3/PSP3	6 6 6 6
RD3/PSP3	6 6 6 6 6 6

RE1/WR/AN6	16
RE2/CS/AN7	16
VDD	12, 16
Vss	12, 16
Pinout I/O Descriptions	
PIC18F2X2	
PIR Registers	
PLL Lock Time-out	
Pointer, FSR	
POP	238
POR. See Power-on Reset.	
PORTA	
Associated Registers	
Initialization	
LATA Register	
PORTA Register	85
RA3:RA0 and RA5 Port Pins	
RA4/T0CKI Pin	
RA6 Pin	86
TRISA Register	85
PORTB	
Associated Registers	90
Initialization	
LATB Register	
PORTB Register	
RB0/INT Pin, External	
RB2:RB0 Port Pins	
RB3 Pin	
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)	
RB7:RB4 Port Pins	88
TRISB Register	88
PORTC	
Associated Registers	
Associated Registers	91
Associated Registers Block Diagram (Peripheral Output Override)	91 91, 93
Associated Registers Block Diagram (Peripheral Output Override) Initialization	91 91, 93 91
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin	91, 93 91, 93 91 91 91 
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register	91, 93 91, 93 91 91 91 
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin	
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin	91 91, 93 91 91 137 166 .91, 163
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers	
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD	
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register	
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register Parallel Slave Port (PSP) Function	
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register	
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register Parallel Slave Port (PSP) Function	
Associated Registers	
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register	
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register Slock Diagram (I/O Mode) LATD Register PORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE Register PORTE Register PORTE Register	
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register TRISD Register DORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE Register	91 91, 93 91, 93 91 137 166 91, 163 98 94 93 93 93 93 93 93 93 93 93 93
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register Slock Diagram (I/O Mode) LATD Register PORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE Register PORTE Register PORTE Register	91 91, 93 91, 93 91 137 166 91, 163 98 94 93 93 93 93 93 93 93 93 93 93
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register TRISD Register DORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE Register	91 91, 93 91 91 137 91 137 91 91 93 93 93 93 93 93 93 97, 98 95 95 95 95 95, 98 97, 98 97, 98 97, 98 97, 98
Associated Registers	91 91, 93 91, 93 91 137 166 91, 163 98 94 93 93 93 93 93 93 93 93 93 93
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register TRISD Register Block Diagram (I/O Mode) Initialization LATE Register Block Diagram (I/O Mode) Initialization LATE Register PORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE REGIS	91 91, 93 91, 93 91 137 166 91, 163 98 94 93 93 93 93 93 93 93 93 93 93
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register TRISD Register PORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE PORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE RED/RD/AN5 Pin RE1/WR/AN6 Pin RE1/WR/AN6 Pin RE2/CS/AN7 Pin TRISE Register Postscaler, WDT Assignment (PSA Bit) Rate Select (TOPS2:TOPS0 Bits)	91 91, 93 91, 93 91 137 166 91, 163 98 94 93 93 93 93 93 93 93 93 93 93
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register TRISD Register Block Diagram (I/O Mode) Initialization LATE Register PORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE	91 91, 93 91, 93 91 137 166 91, 163 98 94 93 93 93 93 93 93 93 93 93 93
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register PORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE	91 91, 93 91, 93 91 137 166 91, 163 98 94 93 93 93 93 93 93 93 93 93 93
Associated Registers Block Diagram (Peripheral Output Override) Initialization LATC Register PORTC Register RC3/SCK/SCL Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Block Diagram (I/O Mode) LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register TRISD Register Block Diagram (I/O Mode) Initialization LATE Register PORTE Analog Port Pins Associated Registers Block Diagram (I/O Mode) Initialization LATE Register PORTE	91 91, 93 91, 93 91 137 166 91, 163 98 94 93 93 93 93 93 93 93 93 93 93

Oscillator Start-up Timer (OST)				
Power-up Timer (PWRT)				
Time-out Sequence				
Time-out Sequence on Power-up				
Timing Diagram				
Prescaler, Capture				
Prescaler, Timer0				
Assignment (PSA Bit)				
Rate Select (T0PS2:T0PS0 Bits) Switching Between Timer0 and WDT				
Prescaler, Timer1				
Prescaler, Timer2				
PRO MATE II Universal Device Programmer				
Product Identification System				
Program Counter				
PCI, PCLATH and PCLATU Register	30			
PCLATH Register				
Program Memory				
Interrupt Vector	35			
Map and Stack for PIC18F442/242				
Map and Stack for PIC18F452/252				
RESET Vector				
Program Verification				
Program Verification and Code Protection				
Associated Registers	205			
Programming, Device Instructions				
PSP. See Parallel Slave Port.				
Pulse Width Modulation. See PWM (CCP Module).				
PUSH	238			
PWM (CCP Module)				
Associated Registers				
Block Diagram				
CCPR1H:CCPR1L Registers				
Duty Cycle				
Example Frequencies/Resolutions				
Output Diagram				
Period				
Setup for PWM Operation				
TMR2 to PR2 Match				
_	,			
Q				
Q Clock				
<b>D</b>				
R				
RAM. See Data Memory.				
RC Oscillator				
RCALL				
RCON Register	53			
RCSTA Register				
SPEN Bit				
Register File				
Registers				
ADCON0 (A/D Control 0)179				
ADCON1 (A/D Control 1)				
CCP1CON and CCP2CON				
(Capture/Compare/PWM Control)				
CONFIG1H (Configuration 1 High)				
CONFIG2H (Configuration 2 High)				
CONFIG2L (Configuration 2 Low)				

CONFIG3H (Configuration 3 High) ......196

CONFIG4L (Configuration 4 Low) ......197

CONFIG5H (Configuration 5 High) ......198

CONFIG5L (Configuration 5 Low) ......197

CONFIG6H (Configuration 6 High) .....199

CONFIG6L (Configuration 6 Low) ......198

CONFIG7H (Configuration 7 High) ......200

Device ID Register 1 200
Device ID Register 2 200
EECON1 (Data EEPROM Control 1)57, 66
Flag76, 77
INTCON (Interrupt Control)73
INTCON2 (Interrupt Control 2)
INTCON3 (Interrupt Control 3)
IPR1 (Peripheral Interrupt Priority 1)
IPR2 (Peripheral Interrupt Priority 2)
LVDCON (LVD Control)
OSCCON Register
PIE1 (Peripheral Interrupt Enable 1)
PIE2 (Peripheral Interrupt Enable 2)
PIE2 (Peripheral Interrupt Request 1)
PIR2 (Peripheral Interrupt Request 2)
RCON
RCON (Register Control)
RCON (RESET Control)53
RCSTA (Receive Status and Control) 165
SSPCON1 (MSSP Control 1)
I <sup>2</sup> C Mode134
SPI Mode 125
SSPCON2 (MSSP Control 2)
I <sup>2</sup> C Mode
SSPSTAT (SSP Status)
I <sup>2</sup> C Mode
SPI Mode
STATUS
STKPTR (Stack Pointer)
Summary
Summary
TOCON (Timoro Control) 101
TOCON (Timer0 Control)
T1CON (Timer 1 Control) 105
T1CON (Timer 1 Control)
T1CON (Timer 1 Control)         105           T2CON (Timer 2 Control)         109           T3CON (Timer3 Control)         111
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242         RRCF       242
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242         RRNCF       243
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242         RRCF       242
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242         RRNCF       243
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242         RRCF       243         S       SCI. See USART.
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242         RRCF       243         S       SCI. See USART.         SCK       123
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242         RRCF       243         S       S         SCI. See USART.       243         SDI       123
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297         RLCF       242         RRCF       243         S       SCI. See USART.         SCK       123         SDO       123
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297         RLCF       242         RRCF       243         S       SCI. See USART.         SCK       123         SDI       123         SDO       123         Serial Clock, SCK       123
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETURN       241         Revision History       297         RLCF       242         RRCF       243         S       S         SCI. See USART.       223         SDI       123         SDO       123         Serial Clock, SCK       123         Serial Clock, SCK       123         Serial Communication Interface. See USART.
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297         RLCF       242         RRCF       242         RRCF       243         S       S         SCI. See USART.       123         SDO       123         Serial Clock, SCK       123         Serial Communication Interface. See USART.       123
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297         RLCF       242         RRCF       243         S       S         SCI. See USART.       223         SDI       123         SDO       123         Serial Clock, SCK       123         Serial Communication Interface. See USART.       243         Serial Data Out, SDO       123
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297         RLCF       242         RRCF       243         S       S         SCI. See USART.       223         SDI       123         SDO       123         Serial Clock, SCK       123         Serial Communication Interface. See USART.       243         Serial Data In, SDI       123         Serial Peripheral Interface. See SPI.       123
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242         RRCF       243         S       S         SCI. See USART.       233         SDO       123         Spo       123         Serial Clock, SCK       123         Serial Communication Interface. See USART.       123         Serial Data Out, SDO       123         Serial Peripheral Interface. See SPI.       123         Serial Peripheral Interface. See SPI.       243
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242         RRCF       243         S       S         SCI. See USART.       233         SDD       123         SpO       123         Serial Clock, SCK       123         Serial Clock, SCK       123         Serial Data In, SDI       123         Serial Peripheral Interface. See USART.       123         Serial Peripheral Interface. See SPI.       243         SIave Select Synchronization       129
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297         RLCF       242         RRCF       243         S       S         SCI. See USART.       23         SDI       123         SDO       123         Serial Clock, SCK       123         Serial Clock, SCK       123         Serial Data In, SDI       123         Serial Peripheral Interface. See USART.       243         Serial Peripheral Interface. See SPI.       243         Setal Peripheral Interface. See SPI.       243         Setal Peripheral Interface. See SPI.       243         Setal Peripheral Interface. See SPI.       243         Slave Select Synchronization       129         Slave Select Synchronization       129
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242         RRCF       243         S       S         SCI. See USART.       223         ScK       123         SDO       123         Serial Clock, SCK       123         Serial Clock, SCK       123         Serial Communication Interface. See USART.       123         Serial Data In, SDI       123         Serial Peripheral Interface. See SPI.       123         SETF       243         Slave Select Synchronization       129         Slave Select Synchronization       129         Slave Select Synchronization       129         Slave Select Synchronization       129
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242         RRCF       242         RRCF       243         S       S         SCI. See USART.       223         ScK       123         SDO       123         Serial Clock, SCK       123         Serial Clock, SCK       123         Serial Data In, SDI       123         Serial Data Out, SDO       123         Serial Peripheral Interface. See USART.       243         Serial Peripheral Interface. See SPI.       243         SIave Select Synchronization       129         Slave Select Synchronization       129         Slave Select, SS       123         SIEEP
T1CON (Timer 1 Control)       105         T2CON (Timer 2 Control)       109         T3CON (Timer3 Control)       111         TRISE       96         TXSTA (Transmit Status and Control)       164         WDTCON Register       201         RESET       25, 193, 239         Timing Diagram       270         RETFIE       240         RETLW       240         RETURN       241         Revision History       297         RLCF       241         RLNCF       242         RRCF       243         S       S         SCI. See USART.       223         ScK       123         SDO       123         Serial Clock, SCK       123         Serial Clock, SCK       123         Serial Communication Interface. See USART.       123         Serial Data In, SDI       123         Serial Peripheral Interface. See SPI.       123         SETF       243         Slave Select Synchronization       129         Slave Select Synchronization       129         Slave Select Synchronization       129         Slave Select Synchronization       129

Special Features of the CPU			
Configuration Registers			
Map			
Master Mode			
Serial Clock123			
Serial Data In123			
Serial Data Out123			
Slave Select 123			
SPI Clock128			
SPI Mode123			
SPI Master/Slave Connection			
SPI Module			
Associated Registers			
Bus Mode Compatibility			
Effects of a RESET			
Master/Slave Connection			
Slave Mode			
Slave Synch Timing			
Slave Timing with CKE = 0			
Slave Timing with CKE = 0			
SLEEP Operation			
SSPCON1 Register			
SSPSTAT Register			
<u>SS</u>			
SSP			
I <sup>2</sup> C Mode. See I <sup>2</sup> C. SPI Mode			
I <sup>2</sup> C Mode. See I <sup>2</sup> C. SPI Mode			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.			
I <sup>2</sup> C Mode. See I <sup>2</sup> C. SPI Mode			
I <sup>2</sup> C Mode. See I <sup>2</sup> C. SPI Mode			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode         123           SPI Mode. See SPI.         128           SSPBUF         128           SSPSR         128			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.           SPI Mode         123           SPI Mode. See SPI.         128           SSPBUF         128           TMR2 Output for Clock Shift         109, 110           SSPOV         153           SSPSTAT Register         128			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       136, 137			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       136, 137         STATUS Register       52			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       136, 137         STATUS Register       52         STKPTR Register       38			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       136, 137         STATUS Register       52         STKPTR Register       38         SUBFWB       244			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       74         R/W Bit       136, 137         STATUS Register       52         STKPTR Register       38         SUBFWB       244         SUBLW       245			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       136, 137         STATUS Register       52         STKPTR Register       38         SUBFWB       244         SUBLW       245         SUBWF       245			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       74         R/W Bit       136, 137         STATUS Register       52         STKPTR Register       38         SUBFWB       244         SUBLW       245         SUBWF       245         SUBWFB       246			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       136, 137         STATUS Register       52         STKPTR Register       38         SUBFWB       244         SUBLW       245         SUBWF       245			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       74         R/W Bit       136, 137         STATUS Register       52         STKPTR Register       38         SUBFWB       244         SUBLW       245         SUBWF       245         SUBWFB       246			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       136, 137         STATUS Register       52         STKPTR Register       38         SUBFWB       244         SUBLW       245         SUBWF       245         SUBWF       246         SWAPF       246			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       136, 137         STATUS Register       52         STKPTR Register       38         SUBFWB       244         SUBLW       245         SUBWF       245         SUBWF       246         SWAPF       246         T       TABLAT Register       58			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       136, 137         STATUS Register       52         STKPTR Register       38         SUBFWB       244         SUBLW       245         SUBWF       245         SUBWF       246         SWAPF       246         SWAPF       58         TABLAT Register       58         Table Pointer Operations (table)       58			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       136, 137         STATUS Register       52         STKPTR Register       38         SUBFWB       244         SUBLW       245         SUBWF       245         SUBWF       246         SWAPF       246         T       TABLAT Register       58			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       136, 137         STATUS Register       52         STKPTR Register       38         SUBFWB       244         SUBLW       245         SUBWF       245         SUBWF       246         SWAPF       246         T       TABLAT Register       58         Table Pointer Operations (table)       58         TBLPTR Register       58			
I <sup>2</sup> C Mode. See I <sup>2</sup> C.         SPI Mode       123         SPI Mode. See SPI.         SSPBUF       128         SSPSR       128         TMR2 Output for Clock Shift       109, 110         SSPOV       153         SSPSTAT Register       136, 137         STATUS Register       52         STKPTR Register       38         SUBFWB       244         SUBLW       245         SUBWF       245         SUBWF       246         SWAPF       246         T       TABLAT Register       58         Table Pointer Operations (table)       58         TBLRD       247			

Associated Registers ......103

 TOCON Register
 101

 Timing Diagram
 272

 16-bit Mode
 102

 8-bit Mode
 102

 Clock Source Edge Select (TOSE Bit)
 103

 Clock Source Select (TOCS Bit)
 103

 Operation
 103

 Overflow Interrupt
 103

Block Diagram	108
Block Diagram (16-bit R/W Mode)	
Operation	106
Oscillator105,	107
Overflow Interrupt105,	107
Prescaler	
Special Event Trigger (CCP)107,	118
T1CON Register	105
Timing Diagram	272
TMR1H Register	105
TMR1L Register	105
Timer2	109
Associated Registers	110
Block Diagram	110
Operation	
Postscaler. See Postscaler, Timer2.	
PR2 Register109,	120
Prescaler. See Prescaler, Timer2.	
SSP Clock Shift109,	110
T2CON Register	
TMR2 Register	
TMR2 to PR2 Match Interrupt	
Timer3	
Associated Registers	
Block Diagram	
Block Diagram (16-bit R/W Mode)	112
Operation	112
Oscillator	
Overflow Interrupt	
•	
Special Event Trigger (CCP)	
T3CON Register	
TMR3H Register	
TMR3L Register	111
Timing Diagrams	
Acknowledge Sequence Timing	
Baud Rate Generator with Clock Arbitration	150
BRG Reset Due to SDA Collision	150
BRG Reset Due to SDA Collision Bus Collision	150 159
BRG Reset Due to SDA Collision Bus Collision START Condition Timing	150 159
BRG Reset Due to SDA Collision Bus Collision START Condition Timing Bus Collision During a Restart Condition	150 159 158
BRG Reset Due to SDA Collision Bus Collision START Condition Timing Bus Collision During a Restart Condition (Case 1)	150 159 158
BRG Reset Due to SDA Collision Bus Collision START Condition Timing Bus Collision During a Restart Condition (Case 1) Bus Collision During a Restart Condition	150 159 158 160
BRG Reset Due to SDA Collision Bus Collision START Condition Timing Bus Collision During a Restart Condition (Case 1) Bus Collision During a Restart Condition (Case 2)	150 159 158 160
BRG Reset Due to SDA Collision Bus Collision START Condition Timing Bus Collision During a Restart Condition (Case 1) Bus Collision During a Restart Condition (Case 2) Bus Collision During a START Condition	150 159 158 160 160
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)	150 159 158 160 160 159
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Timing (Transmission)	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> <li>151</li> <li>154</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Timing (Transmission)         I <sup>2</sup> C Master Mode Transmission Timing	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> <li>151</li> <li>154</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Timing (Transmission)	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> <li>151</li> <li>154</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Transmission)         I <sup>2</sup> C Master Mode Transmission         I <sup>2</sup> C Slave Mode Timing (10-bit Reception,         SEN = 0)	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> <li>151</li> <li>154</li> <li>154</li> <li>140</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Transmission)         I <sup>2</sup> C Slave Mode Timing (10-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (10-bit Transmission)	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> <li>151</li> <li>154</li> <li>154</li> <li>140</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Transmission Timing         I <sup>2</sup> C Slave Mode Timing (10-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (10-bit Transmission)         I <sup>2</sup> C Slave Mode Timing (10-bit Transmission)	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> <li>151</li> <li>154</li> <li>154</li> <li>140</li> <li>141</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Transmission)         I <sup>2</sup> C Slave Mode Timing (10-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (10-bit Transmission)	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> <li>151</li> <li>154</li> <li>154</li> <li>140</li> <li>141</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Transmission Timing         I <sup>2</sup> C Slave Mode Timing (10-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (10-bit Transmission)         I <sup>2</sup> C Slave Mode Timing (10-bit Transmission)	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> <li>151</li> <li>154</li> <li>154</li> <li>140</li> <li>141</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Timing (Transmission)         I <sup>2</sup> C Slave Mode Timing (10-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> <li>151</li> <li>154</li> <li>154</li> <li>154</li> <li>140</li> <li>141</li> <li>138</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Timing (Transmission)         I <sup>2</sup> C Slave Mode Timing (10-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 1)       144,	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> <li>151</li> <li>154</li> <li>140</li> <li>141</li> <li>138</li> <li>145</li> <li>139</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Timing (Transmission)         I <sup>2</sup> C Slave Mode Timing (10-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 1)       144,	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> <li>151</li> <li>154</li> <li>140</li> <li>141</li> <li>138</li> <li>145</li> <li>139</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Transmission Timing         I <sup>2</sup> C Slave Mode Timing (10-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 1)         144,	<ul> <li>150</li> <li>159</li> <li>158</li> <li>160</li> <li>160</li> <li>159</li> <li>161</li> <li>157</li> <li>143</li> <li>155</li> <li>151</li> <li>154</li> <li>140</li> <li>141</li> <li>138</li> <li>145</li> <li>139</li> </ul>
BRG Reset Due to SDA Collision         Bus Collision         START Condition Timing         Bus Collision During a Restart Condition         (Case 1)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a Restart Condition         (Case 2)         Bus Collision During a START Condition         (SCL = 0)         Bus Collision During a STOP Condition         Bus Collision for Transmit and Acknowledge         Clock Synchronization         I <sup>2</sup> C Master Mode 7-bit Reception         I <sup>2</sup> C Master Mode First START Bit Timing         I <sup>2</sup> C Master Mode Timing (Transmission)         I <sup>2</sup> C Slave Mode Timing (10-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 0)         I <sup>2</sup> C Slave Mode Timing (7-bit Reception,         SEN = 1)       144,         I <sup>2</sup> C Slave Mode Timing (7-bit Transmission)         Master SSP I <sup>2</sup> C Bus Data	150 159 158 160 160 159 161 157 143 155 151 154 140 141 138 145 139 281

Prescaler. See Prescaler, Timer0.

Block Diagrams

Repeat START Condition152	
Slave Synchronization129	
Slow Rise Time (MCLR Tied to VDD)	i
SPI Mode Timing (Master Mode) SPI Mode	
Master Mode Timing Diagram	
SPI Mode Timing (Slave Mode with CKE = 0)	
SPI Mode Timing (Slave Mode with CKE = 1)130	
STOP Condition Receive or Transmit156	Ì
Time-out Sequence on POR w/PLL Enabled	
(MCLR Tied to VDD)	,
Time-out Sequence on Power-up	
(MCLR Not Tied to VDD)	
Case 1	
Case 2	
Time-out Sequence on Power-up	
(MCLR Tied to VDD)	
Timing for Transition Between Timer1 and	
OSC1 (HS with PLL)23	1
Transition Between Timer1 and	
OSC1 (HS, XT, LP)22	
Transition Between Timer1 and	
OSC1 (RC, EC)	
Transition from OSC1 to Timer1 Oscillator	
USART Asynchronous Master Transmission	
USART Asynchronous Reception172 USART Synchronous Reception175	
USART Synchronous Reception	
Wake-up from SLEEP via Interrupt	
Timing Diagrams and Specifications	
A/D Conversion	
A/D Conversion Requirements	
Brown-out Reset (BOR)	
Capture/Compare/PWM (CCP)273	
Capture/Compare/PWM Requirements	
CLKOUT and I/O	
CLKOUT and I/O Requirements	
Example SPI Master Mode (CKE = 0)	
Example SPI Master Mode (CKE = 0)	
Example SPI Mode Requirements	
(Master Mode, CKE = 0)	
Example SPI Mode Requirements	
(Master Mode, CKE = 1)	
Example SPI Mode Requirements	
(Slave Mode CKE = 0)	
Example SPI Slave Mode (CKE = 0)	
Example SPI Slave Mode (CKE = 1)	,
Example SPI Slave Mode Requirements	
(CKE = 1)	,
External Clock (All Modes except PLL)	
External Clock Requirements	
I <sup>2</sup> C Bus Data279	
I <sup>2</sup> C Bus Data Requirements (Slave Mode)	)
I <sup>2</sup> C Bus START/STOP Bits	
Master SSP I <sup>2</sup> C Bus Data Requirements	
Master SSP I <sup>2</sup> C Bus START/STOP	
Bits Requirements281	
Oscillator Start-up Timer (OST)	)
Parallel Slave Port (PSP) 274	,
Parallel Slave Port Requirements274	
PLL Clock	
Power-up Timer (PWRT)270	)
RESET	
RESET, Watchdog Timer, Oscillator Start-up	
Timer, Power-up Timer and Brown-out	
Reset Requirements271	

Timer0 and Timer1	72		
Timer0 and Timer1 External	70		
Clock Requirements	12		
USART Synchronous Receive			
(Master/Slave)28	83		
USART Synchronous Receive			
Requirements28	83		
USART Synchronous Transmission			
Requirements28	83		
USART Synchronous Transmission			
(Master/Slave)28	83		
Watchdog Timer (WDT)27	70		
TRISE Register			
PSPMODE Bit93, 9	98		
TSTFSZ			
Two-Word Instructions			
Example Cases	41		
TXSTA Register			
BRGH Bit	66		

### U

Universal Synchronous Asynchronous Receiver	
Transmitter. See USART.	100
USART	
Asynchronous Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Master Transmission	-
Receive Block Diagram	
Receiver	
Reception Transmit Block Diagram	
Transmitter	
Baud Rate Generator (BRG)	
Associated Registers Baud Rate Error, Calculating	
Baud Rate Formula	
Baud Rates, Asynchronous Mode	
(BRGH=0)	167
Baud Rates, Asynchronous Mode	107
(BRGH=1)	169
High Baud Rate Select (BRGH Bit)	
Sampling	
RCSTA Register	
Serial Port Enable (SPEN Bit)	
Synchronous Master Mode	
Associated Registers, Reception	
Associated Registers, Transmit	
Reception	
Timing Diagram, Synchronous Receive	
Timing Diagram, Synchronous	
Transmission	283
Transmission	
Associated Registers	
Synchronous Slave Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Reception	
Transmission	
TXSTA Register	

## w

Wake-up from SLEEP	193, 203
Timing Diagram	
Using Interrupts	
Watchdog Timer (WDT)	
Associated Registers	
Block Diagram	
Control Register	
Postscaler	
Programming Considerations	
RC Oscillator	
Time-out Period	
Timing Diagram	
Waveform for General Call Address Sequence	
WCOL	.151, 153, 156
WCOL Status Flag	
WDT	
WWW, On-Line Support	
•••	

## Х

XORLW	249
XORWF	250

NOTES:

## **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

#### Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

## **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent			
RE:	E: Reader Response				
From	From: Name				
	Company				
	Address				
	City / State / ZIP / Country				
Telephone: ()         -         FAX: ()         -           Application (optional);         -         -         -         -					
	Application (optional):				
Woul	uld you like a reply?YN				
Device: PIC18FXX2 Literature Number: DS39564A					
Ques	estions:				
1. V	What are the best features of this document?				
_					
_					
2. ⊦	How does this document meet your hardware and software	e development needs?			
_					
_					
3. C	3. Do you find the organization of this data sheet easy to follow? If not, why?				
—					
4. V	4 What additions to the data sheat do you think would appeare the structure and subject?				
<del>т</del> . •	4. What additions to the data sheet do you think would enhance the structure and subject?				
_					
5. V	What deletions from the data sheet could be made without	affecting the overall usefulness?			
_					
_					
6. Is	Is there any incorrect or misleading information (what and	where)?			
_					
_					
7. ⊢	How would you improve this document?				
_					
8. ⊢	How would you improve our software, systems, and silicor	) products?			
_					

### PIC18FXX2 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	− X /XX XXX         Temperature Package Pattern Range	Examples: a) PIC18LF452 - I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.
Device	PIC18FXX2 <sup>(1)</sup> , PIC18FXX2T <sup>(2)</sup> ; VDD range 4.2V to 5.5V PIC18LFXX2 <sup>(1)</sup> , PIC18LFXX2T <sup>(2)</sup> ; VDD range 2.5V to 5.5V	<ul> <li>b) PIC18LF242 - I/SO = Industrial temp., SOIC package, Extended VDD limits.</li> <li>c) PIC18F442 - E/P = Extended temp., PDIP package, normal VDD limits.</li> </ul>
Temperature Range	$I = -40^{\circ}C \text{ to } +85^{\circ}C  (Industrial)$ $E = -40^{\circ}C \text{ to } +125^{\circ}C  (Extended)$	
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP L = PLCC	Note 1: F=Standard Voltage rangeLF=Wide Voltage Range2: T=in tape and reel - SOIC, PLCC, and TQFP packages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	

### Sales and Support

#### Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350

Tel: 770-640-0034 Fax: 770-640-0307 Austin - Analog

8303 MoPac Expressway North Suite A-201

Austin, TX 78759 Tel: 512-345-2030 Fax: 512-345-6085 Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

**Boston - Analog** Unit A-8-1 Millbrook Tarry Condominium

97 Lowell Road Concord, MA 01742 Tel: 978-371-6400 Fax: 978-371-0050

Chicago 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas 4570 Westgrove Drive, Suite 160

Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924 Dayton

Two Prestige Place, Suite 130 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 **New York** 

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

#### Toronto 6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 New China Hong Kong Manhattan Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office

Rm. 2401, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Rm. 531, North Building Fujian Foreign Trade Center Hotel 73 Wusi Road Fuzhou 350001, China Tel: 86-591-7557563 Fax: 86-591-7557572 China - Shanghai Microchip Technology Consulting (Shanghai)

Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 India Microchip Technology Inc. India Liaison Office **Divyasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

#### Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

**EUROPE** 

Denmark Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Arizona Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Germany - Analog Lochhamer Strasse 13 D-82152 Martinsried, Germany Tel: 49-89-895650-0 Fax: 49-89-895650-22 Italy Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza

Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883 United Kingdom Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

06/01/01

Advance Information