TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller

TLCS-900/L1 Series

TMP91C630

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions".

CMOS 16-Bit Microcontrollers TMP91C630F

1. Outline and Features

TMP91C630 is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment. 2 Kbytes of boot ROM is built-in. The standard name of this microcontroller is TMP91C630F-7770 with ROM code (7770).

The package of TMP91C630 is 100-pin flat type. The features are shown below.

- (1) High-speed 16-bit CPU (900/L1 CPU)
 - Instruction mnemonics are upward-compatible with TLCS-90/900
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: Four-channels (444 ns/2 bytes at 36 MHz)
- (2) Minimum instruction execution time: 111 ns (at 36 MHz)
- (3) Built-in RAM: 6 Kbytes Built-in ROM: None

Built-in Boot ROM: 2 Kbytes

- (4) External memory expansion
 - Expandable up to 16 Mbytes (shared program/data area)
 - Can simultaneously support 8-/16-bit width external data bus
 - ... Dynamic data bus sizing
- (5) 8-bit timers: 6 channels
- (6) 16-bit timer/event counter: 1 channel
- (7) Serial bus interface: 2 channels
- (8) 10-bit AD converter: 8 channels
- (9) Watchdog timer

- The information contained herein is subject to change without notice.
- The information contained herein is présented only as a guide for the applications of our products. No responsibility is assumed by
- TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.

 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are

- neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk
- The products described in this document are subject to the foreign exchange and foreign trade laws.

 TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law
- and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

2003-07-22 91C630-1

- (10) Chip Select/Wait controller: 4 blocks
- (11) Interrupts: 35 interrupts
 - 9 CPU interrupts: Software interrupt instruction and illegal instruction
 - 19 internal interrupts: 7 priority levels are selectable.
 - 7 external interrupts: 7 priority levels are selectable.

 (Level mode, rising edge mode and falling edge mode are selectable.)
- (12) Input/output ports: 53 pins
- (13) Standby function

Three halt modes: Idle2 (programmable), Idle1, Stop

- (14) Operating voltage
 - VCC = 2.7 V to 3.6 V (fc max = 36 MHz)
- (15) Package
 - 100-pin QFP: P-LQFP100-1414-0.50F

91C630-2 2003-07-22




Figure 1.1 TMP91C630 Block Diagram

2. Pin Assignment and Pin Functions

The Pin Assignment and Pin Functions of the TMP91C630F are showed in Figure 2.1.1.

2.1 Pin Assignment Diagram

Figure 2.1.1 shows the pin assignment of the TMP91C630F.




Figure 2.1.1 Pin Assignment Diagram (100-Pin LQFP)

2.2 Pin Names and Functions

The names of the Input/Output pins and their functions are described below. Table 2.2.1 to Table 2.2.3 show Pin name and functions.

Table 2.2.1 Pin Names and Functions (1/3)

Pin Names	Number of Pins	I/O	Functions	
D0 to D7	8	I/O	Data (lower): Bits 0 to 7 of data bus	
P10 to P17	8	I/O	Port 1: I/O port that allows I/O to be selected at the bit level (When used to the external 8-bit bus)	
D8 to D15		I/O	Data (upper): Bits 8 to15 of data bus Port 2: Output port	
P20 to P27	8	Output	Port 2: Output port	
A16 to A23		Output	Address: Bits 16 to 23 of address bus	
A8 to A15	8	Output	Address: Bits 8 to 15 of address bus	
A0 to A7	8	Output	Address: Bits 0 to 7 of address bus	
RD	1	Output	Read: Strobe signal for reading external memory	
WR	1	Output	Write: Strobe signal for writing data to pins D0 to D7	
P53	1	I/O	Port 53: I/O port (with pull-up resistor)	
BUSRQ		Input	Bus request: Signal used to request bus release (high-impedance).	
P54	1	I/O	Port 54: I/O port (with pull-up resistor)	
BUSAK		Output	Bus acknowledge: Signal used to acknowledge bus release (high-impedance).	
P55	1	I/O	Port 55: I/O port (with pull-up resistor)	
WAIT		Input	Wait: Pin used to request CPU bus wait. ((1 + N) waits mode)	
P56	1	I/O	Port 56: I/O port (with pull-up resistor)	
INT0		Input	Interrupt request pin0: Interrupt request pin with programmable level/rising	
			edge/falling edge	
P60	1	Output	Port 60: Output port	
CS0		Output	Chip select 0: Outputs 0 when address is within specified address area.	
P61	1	Output	Port 61: Output port	
CS1		Output	Chip select 1: Outputs 0 when address is within specified address area.	
P62	1	Output	Port 62: Output port	
CS2		Output	Chip select 2: Outputs 0 when address is within specified address area.	
P63	1	Output	Port 63: Output port	
CS3		Output	Chip select 3: Outputs 0 when address is within specified address area.	
P70	1	I/O	Port 70: I/O port	
TA0IN		Input	8-bit TMRA0 input	
INT1		Input	Interrupt request pin 1: Interrupt request pin with programmable level/rising	
			edge/falling edge	
P71	1	I/O	Port 71: I/O port	
TA1OUT		Output	8-bit TMRA0 or 8-bit TMRA1 output	
P72	1	I/O	Port 72: I/O port	
TA3OUT		Output	8-bit TMRA2 or 8-bit TMRA3 output	
INT2		Input	Interrupt request pin 2: Interrupt request pin with programmable level/rising	
			edge/falling edge	

Table 2.2.2 Pin Names and Functions (2/3)

Pin Names	Number of Pins	I/O	Functions	
P73	1	I/O	Port 73: I/O port	
TA4IN		Input	8-bit TMRA4 input	
INT3		Input	Interrupt request pin 3: Interrupt request pin with programmable level/rising	
			edge/falling edge.	
P74	1	I/O	Port 74: I/O port	
TA5OUT		Output	8-bit TMRA4 or 8-bit TMRA5 output	
P75	1	I/O	Port 75: I/O port	
INT4		Input	Interrupt request pin 4: Interrupt request pin with programmable	
P80	1	I/O	Port 80: I/O port (with pull-up resistor)	
TXD0		Output	Serial send data 0: Programmable open-drain output pin	
P81	1	I/O	Port 81: I/O port (with pull-up resistor)	
RXD0		Input	Serial receive data 0	
P82	1	I/O	Port 82: I/O port (with pull-up resistor)	
SCLK0		Input	Serial clock I/O 0	
CTS0		I/O	Serial data send enable 0 (Clear to send)	
P83	1	I/O	Port 83: I/O port (with pull-up resistor)	
STS0			Serial data request signal 0	
P84	1	I/O	Port 84: I/O port (with pull-up resistor)	
TXD1		Output	Serial send data 0: Programmable open-drain output pin	
P85	1	I/O	Port 85: I/O port (with pull-up resistor)	
RXD1		Input	Serial receive data 1	
P86	1	I/O	Port 86: I/O port (with pull-up resistor)	
SCLK1		Input	Serial clock I/O 1	
CTS1		I/O	Serial data send enable 1 (Clear to send)	
P87	1	I/O	Port 87: I/O port (with pull-up resistor)	
STS1			Serial data request signal 1	
P90	1	I/O	Port 90: I/O port	
INT5		Input	Interrupt request pin 5: Interrupt request pin with programmable level/rising	
			edge/falling edge	
P93	1	I/O	Port 93: I/O port	
TB0IN0		Input	Timer B0 input 0	
P94	1	I/O	Port 94: I/O port	
TB0IN1		Input	Timer B0 input 1	
P95	1	I/O	Port 95: I/O port	
TB0OUT0		Output	Timer B0 output 0	
P96	1	I/O	Port 96: I/O port	
TB0OUT1		Output	Timer B0 output 1	
PA0 to PA7	8	Input	Port A0 to A7: Pins used to input port.	
AN0 to AN7		Input	Analog input 0 to 7: Pins used to input to AD converter.	
ADTRG		Input	AD trigger: Signal used to request AD start (PA3).	
PZ2	1	I/O	Port Z2: I/O port (with pull-up resistor)	
HWR		Output	High write: Strobe signal for writing data to pins D8 to D15	
PZ3	1	I/O	Port Z3: I/O port (with pull-up resistor)	

Table 2.2.3 Pin Names and Functions (3/3)

Pin Names	Number of Pins	I/O	Functions	
BOOT	1	Input	This pin sets boot mode (with pull-up resistor)	
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with programma falling edge level or with both edge levels programmable	
AM0 to AM1	2	Input	Operation mode:	
			AM1 = 0 and AM0 = 1: External 16-bit bus is fixed	
			or external 8-/16-bit buses are mixed.	
			AM1 = 0 and AM0 = 0: External 8-bit bus is fixed.	
RESET	1	Input	Reset: Initializes TMP91C630 (with pull-up resistor)	
VREFH	1	Input	Pin for reference voltage input to AD converter (H)	
VREFL	1	Input	Pin for reference voltage input to AD converter (L)	
AVCC	1	I/O	Power supply pin for AD converter	
AVSS	1		GND supply pin for AD converter	
X1/X2	2		Oscillator connection pins	
DVCC	4		Power supply pins	
DVSS	4		GND pins (0 V)	
EMU0	1	Output	Open pin	
EMU1	1	Output	Open pin	

Note 1: An external DMA controller cannot access the device's built-in memory or built-in I/O devices using the BUSRQ and BUSAK signals.

3. Operation

This section describes the basic components, functions and operation of the TMP91C630.

Notes and restrictions which apply to the various items described here are outlined in section 7. Precautions and restrictions at the end of this databook.

3.1 CPU

The TMP91C630 incorporates a high-performance 16-bit CPU (the 900/L1 CPU). For a description of this CPU's operation, please refer to the section of this databook which describes the TLCS-900/L1 CPU.

The following sub-sections describe functions peculiar to the CPU used in the TMP91C630; these functions are not covered in the section devoted to the TLCS-900/L1 CPU.

3.1.1 Reset

When resetting the TMP91C630 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then set the $\overline{\text{RESET}}$ input to Low level at least for 10 system clocks (ten states: 8.89 μs at 36 MHz). Thus, when turn on the switch, be set to the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input to Low level at least for 10 system clocks.

Clock gear is initialized 1/16 mode by Reset operation. It means that the system clock mode fsys is set to fc/32 (= $fc/16 \times 1/2$).

When the reset has been accepted, the CPU performs the following:

 Sets the program counter (PC) as follows in accordance with the reset vector stored at address FFFF00H to FFFF02H:

PC<0:7> ← Data in location FFFF00H PC<8:15> ← Data in location FFFF01H PC<16:23> ← Data in location FFFF02H

- Sets the stack pointer (XSP) to 100H.
- Sets bits <IFF0:IFF2> of the status register (SR) to 111 (thereby setting the interrupt level mask register to level 7).
- Sets the <MAX> bit of the status register to 1 (MAX mode).
 (Note: As this product does not support MIN mode, do not program a 0 to the <MAX> bit.)
- Clears bits <RFP0:RFP2> of the status register to 000 (thereby selecting register bank 0).

When the reset is cleared, the CPU starts executing instructions according to the program counter settings. CPU internal registers not mentioned above do not change when the reset is cleared.

When the reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.

Note: The CPU internal register (except to PC, SR and XSP) and internal RAM data do not change by resetting.

Figure 3.1.1 shows the timing of a reset for the TMP91C630.




Figure 3.1.1 TMP91C630 Reset Timing Example

91C630-9 2003-07-22

3.2 Outline of Operation Modes

There are multi-chip and multi-boot modes. Which mode is selected depends on the device's pin state after a reset.

- Multi-chip mode: The device normally operations in this mode. After a reset, the device starts executing the external memory program.
- Multi-boot mode: This mode is used to rewrite the external flash memory by serial transfer (UART).

After a reset, internal boot program starts up, executing a on-board rewrite program.

Table 3.2.1 Operation Mode Setup Table

Onerstion Made	Mode Setup Input Pin			
Operation Mode	RESET	BOOT		
Multi-chip mode	1	Н		
Multi-boot mode		L		

3.3 Memory Map

Figure 3.3.1 is a memory map of the TMP91C630.




Figure 3.3.1 TMP91C630 Memory Map

3.4 Triple Clock Function and Standby Function

The TMP91C630 system clock block contains

- (1) Clock gearing system
- (2) Standby controller
- (3) Noise reducing circuit

It can be used for low-power, low-noise systems. The system clock operating mode (single clock mode) is shown in Figure 3.4.1.





Figure 3.4.1 System Clock Block Diagram

The clock frequency input from the X1 and X2 pins is called fc. In case of TMP91C630, fc = fFPH. The system clock fSYS is defined as the divided clock of fFPH, and one cycle of fSYS is regarded to as one state.

3.4.1 Block Diagram of System Clock






Figure 3.4.2 Block Diagram of System Clock

				SF	Rs				
		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol	-	-	-	_	-	-	PRCK1	PRCK0
(00E0H)	Read/Write				R	W			
	After reset	1	0	1	0	0	0	0	0
	Function	Always	Always	Always	Always	Always	Always	Select presc	aler clock
		write 1	write 0	write 1	write 0	write 0	write 0	00: f _{FPH}	
								01: Reserve	d
								10: fc/16	
								11: Reserve	d
		7	6	5	4	3	2	1	0
SYSCR1	Bit symbol					_	GEAR2	GEAR1	GEAR0
(00E1H)	Read/Write					R/W			
	After reset					0	1	0	0
	Function					Always	Select gear v	alue of high fr	equency (fc)
						write 0	000: fc		
							001: fc/2		
							010: fc/4		
							011: fc/8		
							100: fc/16		
							101: (Reserv	•	
							110: (Reserv	,	
		7	6	5	4	3	2	1	0
SYSCR2	Bit symbol		_	WUPTM1	WUPTM0	HALTM1	HALTM0		DRVE
(00E2H)	Read/Write	_	R/W	R/W	R/W	R/W	R/W	_	R/W
	After reset		0	1	0	1	1		0
	Function		Always	Warm-up tin	ner	HALT mode	l		1: Drive the
			write 0	00: Reserve	d	00: Reserved			pin during
				01: 28/Input	frequency	01: STOP mode			STOP
				10: 2 ¹⁴		10: IDLE1 m	iode		mode
				11: 2 ¹⁶		11: IDLE2 mode			

Figure 3.4.3 SFR for System Clock

		7	6	5	4	3	2	1	0	
EMCCR0 (00E3H)	Bit symbol	PROTECT	-	-	-	-	EXTIN	-	-	
	Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	After reset	0	0	1	0	0	0	1	1	
	Function	Protect flag	Always	Always	Always	Always	1: External	Always	Always	
		0: OFF	write 0	write 1	write 0	write 0	clock	write 1	write 1	
		1: ON								
EMCCR1	Bit symbol									
(00E4H)	Read/Write			Writing 1FH turns protections off.						
	After reset			Writing any value except 1FH turns protection on.						
	Function									

Figure 3.4.4 SFR for Noise-Reducing

3.4.2 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<GEAR0:2> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The initialization<GEAR0:2> = 100 will cause the system clock (fsys) to be set to fc/32 (fc/ $16 \times 1/2$) after a reset.

For example, fSYS is set to 1.125 MHz when the 36 MHz oscillator is connected to the X1 and X2 pins.

Clock gear controller

The fFPH is set according to the contents of the clock gear select register SYSCR1 <GEAR0:2> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of fFPH reduces power consumption.

```
Example: Changing to a high-frequency gear SYSCR1 EQU 00E1H

LD (SYSCR1), XXXX0000B ; Changes f<sub>SYS</sub> to fc/2. X: Don't care
```

(Changing to high-frequency clock gear)

To change the clock gear, write the appropriate value to the SYSCR1<GEAR0:2> register. The value of ffph will not change until a period of time equal to the warm-up time has elapsed from the point at which the register is written to.

There is a possibility that the instruction immediately following the instruction which changes the clock gear will be executed before the new clock setting comes into effect. To ensure that this does not happen, insert a dummy instruction (to execute a Write cycle) as follows.

Example:

SYSCR1 EQU 00E1H

3.4.3 Prescaler Clock Controller

For the internal I/O (TMRA01 to TMRA45, TMRB0 and SIO0, SIO1) there is a prescaler which can divide the clock.

The ϕT clock input to the prescaler is either the clock fFPH divided by 2 or the clock fc/16 divided by 2. The setting of the SYSCR0 <PRCK0:1> register determines which clock signal is input.

The $\phi T0$ clock input to the prescaler is either the clock fFPH divided by 4 or the clock fc/16 divided by 4. The setting of the SYSCR0 <PRCK0:1> register determines which clock signal is input.

3.4.4 Noise Reduction Circuits

Noise reduction circuits are built in, allowing implementation of the following features.

- (1) Single drive for high-frequency oscillator
- (2) Protection of register contents


The above functions are performed by making the appropriate settings in the EMCCR0 and EMCCR1 registers.

(1) Single drive for high-frequency oscillator

(Purpose)

Not need twin-drive and protect mistake-operation by inputted noise to X2 pin when the external-oscillator is used.

(Block diagram)



(Setting method)

When a 1 is written to the EMCCR0<EXTIN>, the oscillator is disabled and is operated as a buffer. The X2 pin always outputs a 1.

<EXTIN> is initialized to 0 by a reset.

(2) Runaway provision with protection register

(Purpose)

Provision against runaway of program caused by noise mixing etc.


If specified SFR (clock and memory control register) is changed in runaway state, memory access is impossibility.

By setting protection register, write operation to specified SFR (clock register and memory control register) can be prohibited.

Specified SFR list

- 1. CS/WAIT controller B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3
- 2. Clock gear (write enable only EMCCR1) SYSCR0, SYSCR1, SYSCR2, EMCCR0

(Block diagram)



(Setting method)

If writing except "1FH" code to EMCCR1 register, it become protect ON. By this operation, write operation to specified SFR is disabling.

If writing "1FH" code to EMCCR1 register, it become protect OFF. State of protect can be confirmed by reading EMCCR0<PROTECT>.

3.4.5 Standby Controller

(1) HALT modes

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2<HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

a. IDLE2: The CPU only is halted.

In IDLE2 mode internal I/O operations can be performed by setting the following registers.

Table 3.4.1 shows the registers of setting operation during IDLE2 mode.

Table 3.4.1 The Registers of Setting Operation during IDLE2 Mode

Internal I/O	SFR
TMRA01	TA01RUN <i2ta01></i2ta01>
TMRA23	TA23RUN <i2ta23></i2ta23>
TMRA45	TA45RUN <i2ta45></i2ta45>
TMRB0	TB0RUN <i2tb0></i2tb0>
SIO0	SC0MOD1 <i2s0></i2s0>
SIO1	SC1MOD1 <i2s0></i2s0>
AD converter	ADMOD1 <i2ad></i2ad>
WDT	WDMOD <i2wdt></i2wdt>

- b. IDLE1: Only the oscillator to operate.
- c. STOP: All internal circuits stop operating.

The operation of each different HALT mode is described in Table 3.4.2.

Table 3.4.2 I/O Operation during HALT Modes

HALT Mode		IDLE2	IDLE1	STOP				
SYSCR2 <haltm1:0></haltm1:0>		11	10	01				
CPU		Stop						
	I/O ports	Maintain same state as when HALT instruc	See Table 3.4.5					
	TMRA, TMRB							
Block	SIO	Can be selected						
	AD converter	Can be selected	Stop	oped				
	WDT							
	Interrupt controller	Operational						

(2) How to clear a HALT mode

The Halt state can be cleared by a reset or by an interrupt request. The combination of the value in <IFF0:2> of the interrupt mask register and the current HALT mode determine in which ways the HALT mode may be cleared. The details associated with each type of Halt state clearance are shown in Table 3.4.3.

• Clearance by interrupt request

Whether or not the HALT mode is cleared and subsequent operation depends on the status of the generated interrupt. If the interrupt request level set before execution of the HALT instruction is greater than or equal to the value in the interrupt mask register, the following sequence takes place: the HALT mode is cleared, the interrupt is then processed, and the CPU then resumes execution starting from the instruction following the HALT instruction. If the interrupt request level set before execution of the HALT instruction is less than the value in the interrupt mask register, the HALT mode is not cleared. (If a non-maskable interrupt is generated, the Halt mode is cleared and the interrupt processed, regardless of the value in the interrupt mask register.)

However, for INT0 to INT4 only, even if the interrupt request level set before execution of the HALT instruction is less than the value in the interrupt mask register, the HALT mode is cleared. In this case, the interrupt is not processed and the CPU resumes execution starting from the instruction following the HALT instruction. The interrupt request flag remains set to 1.

Clearance by reset

Any Halt state can be cleared by a reset.

When STOP mode is cleared by a RESET signal, sufficient time (at least 3 ms) must be allowed after the reset for the operation of the oscillator to stabilize.

When a HALT mode is cleared by resetting, the contents of the internal RAM remain the same as they were before execution of the HALT instruction. However, all other settings are re-initialized. (Clearance by an interrupt affects neither the RAM contents nor any other settings – the state which existed before the HALT instruction was executed is retained.)

Status of Received Interrupt			Interrupt Enabled (Interrupt Level) ≥ (Interrupt Mask)			Interrupt Disabled (Interrupt Level) < (Interrupt Mask)		
		HALT Mode	IDLE2	IDLE1	STOP	IDLE2	IDLE1	STOP
ce		NMI	•	•	*1 •	_	_	_
ran		INTWDT	•	×	×	-	_	_
clearance	INTO to INT4 (Note)	INT0 to INT4 (Note)	•	•	*1 ◆	0	0	o*1
		INT5	•	×	×	×	×	×
state	Interrupt	INTTA0 to INTTA5	•	×	×	×	×	×
halt	Int	INTTB00, INTTB01, INTTB0F0	•	×	×	×	×	×
of h		INTRX0, INTTX0	•	×	×	×	×	×
		INTRX1, INTTX1	•	×	×	×	×	×
Source		INTAD	•	×	×	×	×	×
Š		RESET		F	Reset initial	izes the LSI		


Table 3.4.3 Source of Halt State Clearance and Halt Clearance Operation

- ♦: After clearing the HALT mode, CPU starts interrupt processing.
- o: After clearing the HALT mode, CPU resumes executing starting from instruction following the HALT instruction.
- x: Cannot be used to clear the HALT mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.
- *1: The HALT mode is cleared when the warm-up time has elapsed.

Note: When the HALT mode is cleared by INT0 to INT4 interrupt of the level mode in the interrupt enabled status, hold the level until starting interrupt processing. Changing level before holding level, interrupt processing is correctly started.

Example: Clearing IDLE1 mode

An INTO interrupt clears the Halt state when the device is in IDLE1 mode.



(3) Operation

a. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.4.5 illustrates an example of the timing for clearance of the IDLE2 mode Halt state by an interrupt.




Figure 3.4.5 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

b. IDLE1 mode

In IDLE1 mode, only the internal oscillator continue to operate. The system clock in the MCU stops.

In the Halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the Halt state (i.e. restart of operation) is synchronous with it.

Figure 3.4.6 illustrates the timing for clearance of the IDLE1 mode Halt state by an interrupt.




Figure 3.4.6 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

c. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator. pin status in STOP mode depends on the settings in the SYSCR2<DRVE> register. Table 3.4.5 summarizes the state of these pins in STOP mode.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. See the sample warm-up times in Table 3.4.4.

Figure 3.4.7 illustrates the timing for clearance of the STOP mode Halt state by an interrupt.




Figure 3.4.7 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.4.4 Sample Warm-up Times After Clearance of STOP Mode

		at 105CH - 30 Mi 12			
SYSCR2 <wuptm1:0></wuptm1:0>					
01 (2 ⁸)	10 (2 ¹⁴)	11 (2 ¹⁶)			
7.1 μs	0.455 ms	1.820 ms			

Table 3.4.5 Pin States in STOP Mode

Pin Names	I/O	<drve> = 0</drve>	<drve> = 1</drve>
D0 to D7	Input/output mode	-	_
P10 to P17 (D8 to D15)	Input mode Output mode Input/output mode	- - -	Output
P20 to P27 (A16 to A23), A0 to A15	Output pin	_	Output
$\overline{RD}\;,\;\overline{WR}$	Output pin	_	Output
PZ2, PZ3	Input mode Output mode	- -	Input Output
P53 to P56	Input mode Output mode	_ _	Input Output
P60 to P63	Output mode	-	Output
P70 to P75	Input mode Output mode	_ _	Input Output
P80 to P87	Input mode Output mode	_ _	Input Output
P90, P93 to P96	Input mode Output mode	_ _	Input Output
PA0 to PA7	Input mode	-	_
NMI	Input pin	Input	Input
RESET	Input	Input	Input
AM0, AM1	Input	Input	Input
X1	Input	_	-
X2	Output	High level output	High level output

^{-:} As for input mode/input pin, input gate is closed. Output mode/output pin is at high impedance.

Input: Input gate is in operation. Fix input voltage to L or H.

Output: Output state

3.5 Interrupts

Interrupts are controlled by the CPU interrupt mask register SR<IFF2:0> and by the built-in interrupt controller.

The TMP91C630 has a total of 35 interrupts divided into the following five types:

- Interrupts generated by CPU: 9 sources
 (Software interrupts, Illegal instruction interrupt)
- Interrupts on external pins (NMI and INTO to INT5): 7 sources
- Internal I/O interrupts: 19 sources

A (fixed) individual interrupt vector number is assigned to each interrupt.

One of seven (variable) priority level can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at 7 as the highest level.

When an interrupt is generated, the interrupt controller sends the piority of that interrupt to the CPU. If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU. (The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.

The interrupt mask register <IFF2:0> value can be updated using the value of the EI instruction (EI num sets <IFF2:0> data to num).

For example, specifying "EI 3" enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction (<IFF2:0> = 7) is identical to the EI 7 instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 0 to 6. The EI instruction is vaild immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/L1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1/2/4 bytes) automatically in micro DMA mode, therefore this mode is used for speed-up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover, TMP91C630 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.5.1 shows the overall interrupt processing flow.




Figure 3.5.1 Interrupt and Micro DMA Processing Sequence

3.5.1 General-Purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. That is also the same as TLCS-900/L and TLCS-900/H.

- (1) The CPU reads the interrupt vector from the interrupt controller.
 - If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.
 - (The default priority is already fixed for each interrupt: the smaller vector value has the higher priority level.)
- (2) The CPU pushes the value of program counter (PC) and status register (SR) onto the stack area (indicated by XSP).
- (3) The CPU sets the value which is the priority level of the accepted interrupt plus 1(+1) to the interrupt mask register <IFF2:0>. However, if the priority level of the accepted interrupt is 7, the register's value is set to 7.
- (4) The CPU increases the interrupt nesting counter INTNEST by 1(+1).
- (5) The CPU jumps to the address indicated by the data at address "FFFF00H + interrupt vector" and starts the interrupt processing routine.
 - The above processing time is 18-states (1.0 μ s at 36 MHz) as the best case (16 bits data-bus width and 0-waits).

When the CPU compled the interrupt processing, use the RETI instruction to return to the main routine. RETI restores the contents of program counter (PC) and status register (SR) from the stack and decreases the interrupt nesting counter INTNEST by 1(-1).

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request which has a priority level equal to or greater than the value of the CPU interrupt mask register <IFF2:0> comes out, the CPU accepts its interrupt. Then, the CPU interrupt mask register <IFF2:0> is set to the value of the priority level for the accepted interrupt plus 1(+1).

Therefore, if an interrupt is generated with a higher level than the current interrupt during its processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying DI as the start instruction disables maskable interrupt nesting.

A reset initializes the interrupt mask register <IFF2:0> to 111, disabling all maskable interrupts.

Table 3.5.1 shows the TMP91C630 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFFH (256 bytes) is assigned for the interrupt vector area.

Table 3.5.1 TMP91C630 Interrupt Vectors and Micro DMA Start Vectors

Default Priority	Туре	Interrupt Source or Source of Micro DMA Request	Vector Value	Vector Reference Address	Micro DMA Start Vector
1		Reset or [SWI0] instruction	0000H	FFFF00H	_
2		[SWI1] instruction	0004H	FFFF04H	_
3		Illegal instruction or [SWI2] instruction	0008H	FFFF08H	_
4		[SWI3] instruction	000CH	FFFF0CH	_
5	Non-mask	[SWI4] instruction	0010H	FFFF10H	_
6	able	[SWI5] instruction	0014H	FFFF14H	_
7		[SWI6] instruction	0018H	FFFF18H	_
8		[SWI7] instruction	001CH	FFFF1CH	-
9		NMI : NMI pin input	0020H	FFFF20H	-
10		INTWD: Watchdog timer	0024H	FFFF24H	_
-		Micro DMA	_	_	_
11		INT0: INT0 pin input	0028H	FFFF28H	0AH
12		INT1: INT1 pin input	002CH	FFFF2CH	0BH
13		INT2: INT2 pin input	0030H	FFFF30H	0CH
14		INT3: INT3 pin input	0034H	FFFF34H	0DH
15		INT4: INT4 pin input	0038H	FFFF38H	0EH
16		INT5: INT5 pin input	003CH	FFFF3CH	0FH
17		(Reserved)	0040H	FFFF40H	10H
18		(Reserved)	0044H	FFFF44H	11H
19		(Reserved)	0048H	FFFF48F	12H
20		INTTA0: 8-bit timer 0	004CH	FFFF4CH	13H
21		INTTA1: 8-bit timer 1	0050H	FFFF50H	14H
22		INTTA2: 8-bit timer 2	0054H	FFFF54H	15H
23		INTTA3: 8-bit timer 3	0058H	FFFF58H	16H
24		INTTA4: 8-bit timer 4	005CH	FFFF5CH	17H
25		INTTA5: 8-bit timer 5	0060H	FFFF60H	18H
26		(Reserved)	0064H	FFFF64H	19H
27		(Reserved)	0068H	FFFF68H	1AH
28		INTTB00: 16-bit timer 0 (TB0RG0)	006CH	FFFF6CH	1BH
29	Maskable	INTTB00: 10-bit timer 0 (TB0RG0)	0070H	FFFF70H	1CH
30	Madicable	, ,	0076H 0074H	FFFF74H	1DH
31		(Reserved) (Reserved)	0074H 0078H	FFFF78H	1EH
		,			
32		INTTBOF0: 16-bit timer 0 (Overflow)	007CH	FFFF7CH	1FH
33		(Reserved)	0080H	FFFF80H	20H
34		INTRX0: Serial transmission (Channel 0)	0084H	FFFF84H	21H
35		INTTX0: Serial transmission (Channel 0)	0088H	FFFF88H	22H
36		INTRX1: Serial receive (Channel 1)	008CH	FFFF8CH	23H
37		INTTX1: Serial transmission (Channel 1)	0090H	FFFF90H	24H
38		(Reserved)	0094H	FFFF94H	25H
39		(Reserved)	0098H	FFFF98H	26H
40		INTAD: AD conversion end	009CH	FFFF9CH	27H
41		INTTC0: Micro DMA end (Channel 0)	00A0H	FFFFA0H	28H
42		INTTC1: Micro DMA end (Channel 1)	00A4H	FFFFA4H	29H
43		INTTC2: Micro DMA end (Channel 2)	00A8H	FFFFA8H	2AH
44		INTTC3: Micro DMA end (Channel 3)	00ACH	FFFFACH	2BH
-			00B0H	FFFFB0H	-
to		(Reserved)	to	to	to
_			00FCH	FFFFFCH	_

3.5.2 Micro DMA Processing

In addition to general-purpose interrupt processing, the TMP91C630 supprots a micro DMA function. Interrupt requests set by micro DMA perform micro DMA processing at the highest priority level (level 6) among maskable interrupts, regardless of the priority level of the particular interrupt source. Micro. The micro DMA has 4 channels and is possible continuous transmission by specifing the say later burst mode.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU goes to a stand-by mode by HALT instruction, the requirement of micro DMA will be ignored (pending).

(1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on <IFF2:0> = "7"

The 4 micro DMA channels allow micro DMA processing to be set for up to 4 types of interrupts at any one time. When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared.

The data are automatically transferred once (1/2/4) bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by 1(-1).

If the decreased result is 0, the micro DMA transfer end interrupt (INTTC0 to INTTC3) passes from the CPU to the interrupt controller. In addition, the micro DMA start vector register DMAnV is cleared to 0, the next micro DMA is disabled and micro DMA processing completes. If the decreased result is other than 0, the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTC0 to INTTC3) aren't generated.

If an interrupt request is triggered for the interrupt source in use during the interval between the clearing of the micro DMA start vector and the next setting, general-purpose interrupt processing executes at the interrupt level set. Therefore, if only using the interrupt for starting the micro DMA (not using the interrupts as a general-purpose interrupt: level 1 to 6), first set the interrupts level to 0 (interrupt requests disabled).

If using micro DMA and general-purpose interrupts together, first set the level of the interrupt used to start micro DMA processing lower than all the other interrupt levels. In this case, the cause of general interrupt is limited to the edge interrupt.

The priority of the micro DMA transfer end interrupt (INTTC0 to INTTC3) is defined by the interrupt level and the default priority as the same as the other maskable interrupt.

If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (high) > channel 3 (low)).

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16 Mbytes (the upper eight bits of the 32 bits are not valid).

Three micro DMA transfer modes are supported: 1-byte transfer, 2-byte (one-word) transfer, and 4-byte transfer. After a transfer in any mode, the transfer source/destination addresses are increased, decreased, or remain unchanged.

This simplifies the transfer of data from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the transfer modes, see (4) Transfer Mode Register. As the transfer counter is a 16-bit counter, micro DMA processing can be set for up to 65536 times per interrupt source. (The micro DMA processing count is maximized when the transfer counter initial value is set to 0000H.)

Micro DMA processing can be started by the 23 interrupts shown in the micro DMA start vectors of Figure 3.5.1 and by the micro DMA soft start, making a total of 24 interrupts.

Figure 3.5.2 shows the word transfer micro DMA cycle in transfer destination address INC mode (except for Counter mode, the same as for other modes).

(The conditions for this cycle are based on an external 16-bit bus, 0 waits, transfer source/transfer destination addresses both even-numberd values).




Figure 3.5.2 Timing for Micro DMA Cycle

States 1 to 3: Instruction fetch cycle (gets next address code).

If 3 bytes and more instruction codes are inserted in the instruction queue buffer, this cycle becomes a dummy cycle.

States 4 to 5: Micro DMA read cycle

State 6: Dummy cycle (the address bus remains unchanged from state 5)

States 7 to 8: Micro DMA write cycle

Note 1: If the source address area is an 8-bit bus, it is increased by two states.

If the source address area is a 16-bit bus and the address starts from an odd number, it is increased by two states.

Note 2: If the destination address area is an 8-bit bus, it is increased by two states.

If the destination address area is a 16-bit bus and the address starts from an odd number, it is increased by two states.

(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP91C815 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing 1 to each bit of DMAR register causes micro DMA once. At the end of transfer, the corresponding bit of the DMAR register is automatically cleared to 0.

Only one-channel can be set once for micro DMA. (Do not write 1 to plural bits.)


When writing again 1 to the DMAR register, check whether the bit is 0 before writing 1.

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is 0 after start up of the micro DMA.

Symbol	Name	Address	7	6	5	4	3	2	1	0
DMAR	DMA software request register	89H					DMA request			
							DMAR3	DMAR2	DMAR1	DMAR0
		(no RMW)					R/W			
							0	0	0	0

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. Data setting for these registers is done by an "LDC cr, r" instruction.



(4) Detailed description of the transfer mode register

DMAM0 to 0 0 0 Mode DMAM3

Note: When setting a value in this register, clear 0 to the upper 3 hits

			Number of Transfer Bytes	Mode Description	Number of Execution States	Minimum Execution Time at fc = 36 MHz
000 (fixed)	000	00	Byte transfer		8 states	444 ns
		01 10	Word transfer 4-byte transfer	DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	12 states	667 ns
	001	00	Byte transfer	Transfer destination address DEC modeI/O to memory (DMADn−) ← (DMASn)	8 states	444 ns
		01 10	Word transfer 4-byte transfer	DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	12 states	667 ns
	010	00	Byte transfer	Transfer source address INC modeMemory to I/O (DMADn) ← (DMASn+)	8 states	444ns
		01 10	Word transfer 4-byte transfer	DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	12 states	667 ns
	011	00	Byte transfer	Transfer source address DEC modeMemory to I/O (DMADn) ← (DMASn–)	8 states	444ns
		01 10	Word transfer 4-byte transfer	DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	12 states	667 ns
	100	00	Byte transfer	Fixed address modeI/O to I/O (DMADn) ← (DMASn–)	8 states	444 ns
		01 10	Word transfer 4-byte transfer	DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	12 states	667 ns
	101 00		DMASn ← DMASn DMACn ← DMACn		5 states	278 ns

Note 1: "n" is the corresponding micro DMA channels 0 to 3

DMADn +/DMASn+: Post-increment (increment register value after transfer)

DMADn -/DMASn-: Post-decrement (decrement register value after transfer)

The I/Os in the table mean fixed address and the memory means increment (INC) or decrement (DEC) addresses.

Note 2: Execution time is under the condition of:

16-bit bus width (both translation and destination address area)/0 waits/

 $fc = 36 \text{ MHz/selected high frequency mode (fc} \times 1)$

Note 3: Do not use an undefined code for the transfer mode register except for the defined codes listed in the above table.

3.5.3 Interrupt Controller Operation

The block diagram in Figure 3.5.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 26 interrupt channels there is an interrupt request flag (consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to zero in the following cases:

- when reset occurs
- when the CPU reads the channel vector after accepted its interrupt
- when executing an instruction that clears the interrupt (write DMA start vector to INTCLR register)
- when the CPU receives a micro DMA request (when micro DMA is set)
- when the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g. INTE0AD or INTE12). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupts (NMI pin interrupts and Watchdog timer interrupts) is fixed at 7. If interrupt request with the same level are generated at the same time, the default priority (the interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simulateous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the Status register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1(+1) in the CPU SR <IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has registers (4 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.5.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g. DMAS and DMAD) prior to the micro DMA processing.




Figure 3.5.3 Block Diagram of Interrupt Controller

(1) Interrupt priority setting registers

			1 1								-
Name	Symbol	Address	7	6	5	4	3	2	1	0	
INTE0				IN	TAD			IN	T0		← Interrupt source
&	INTE0AD	90H	IADC	IADM2	IADM1	IADM0	IOC	10M2	IOM1	I0M0	← Bit symbol
INTAD	INTEUAD	9011	R		R/W		R		R/W		← Read/Write
enable			0	0	0	0	0	0	0	0	← After reset
INT1				IN	IT2			IN	T1		
&	INTE12	91H	I2C	I2M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0	
INT2	INTLIZ	3111	R		R/W		R		R/W		
enable			0	0	0	0	0	0	0	0	
INT3				IN	IT4			IN	T3		
&	INTE34	92H	I4C	I4M2	I4M1	I4M0	I3C	I3M2	I3M1	13M0	
INT4	1111254	0211	R		R/W		R		R/W		
enable			0	0	0	0	0	0	0	0	
	1							IN	T5		
INT5	INTE5	93H					I5C	I5M2	I5M1	I5M0	
enable							R		R/W		
							0	0	0	0	
INTTA0					(TMRA1)			1	(TMRA0)		
&	INTETA01	95H	ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0	
INTTA1			R		R/W		R		R/W		
enable			0	0	0	0	0	0	0	0	
INTTA2					(TMRA3)				(TMRA2)	T	
&	INTETA23	96H	ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0	
INTTA3			R		R/W	1 _	R	_	R/W		
enable			0	0	0	0	0	0	0	0	
INTTA4					(TMRA5)	T			(TMRA4)	T	
&	INTETA45	97H	ITA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0	
INTTA5			R		R/W		R		R/W		
enable			0	0	0	0	0	0	0	0	ļ
					lxxM2	lxxM1	lxxM0		Functio	n (write)	
								Disables		• •	
					0	0	1	†	nterrupt rec	•	
					0	1	0	†	rupt priority		
					0	1	1	†	rupt priority		
			\		1	0	0	†	rupt priority		
		Interru	pt reques	t flag	1	0	1	†	rupt priority		
					1	1	0	†	rupt priority		
					1	1	1	1	nterrupt rec		
							· ·				

Interrupt enable NTETBOV 9BH	Name	Symbol	Address	7	6		5	4		3	2	1	0]
INTETBO STATE ST					INTT	301 ((TMRB0)				INTTB00	(TMRB0)		
NTETBO	1		0011	ITB01C	ITB01I	M2	ITB01M	I ITB01	M0	ITB000	C ITB00M2	ITB00M1	ITB00M0	
Interrupt enable		INTEIBO	99H	R			R/W			R		R/W		← Read/Write
INTERIOR NITERIOR Part NITERIOR NI	TIVIRBU			0	0		0	0		0	0	0	0	← After reset
Enable TMRBOV ON ON ON ON ON ON ON	Interrupt				(F	Rese	rved)	l			INTTBOF0	(Overflow)		
TMRBOV										ITF0C	ITF0M2	ITF0M1	ITF0M0	1
Interrupt enable serial 0	TMRB0V	INTETBOV	9BH					•		R		R/W	•	1
Interrupt enable serial or Interrupt enable Interrupt request flag Interrupt fority level to 4 Interrupt request flag Interrupt fority level to 5 Interrupt priority level to 6 Interrupt priority level to 6	(over flow)									0	0	0	0	1
INTESO						INTT	X0	•			INT	RX0	•	1
Serial 0	1	INITEGO	004	ITX0C	ITX0N	12	ITX0M1	ITXON	Λ0	IRX0C	IRX0M2	IRX0M1	IRX0M0	
Interrupt enable serial 1		INTESU	900	R			R/W			R		R/W		
Interrupt enable serial 1	30Hai 0			0	0		0	0		0	0	0	0	
Interrupt request flag Interrupt request f	Interment					INTT	X1				INT	RX1		
Serial 1 R		INITES1	9DH	ITX1C	ITX1N	12	ITX1M1	ITX1N	<i>1</i> 0	IRX1C	IRX1M2	IRX1M1	IRX1M0	
INTTC1		INTEGI	JDIT	R			R/W			R		R/W		
NTETC1				0	0		0	0		0	0	0	0	
INTEC	INTTC0				ı	INTT	C1				INT	TC0	•	
NTTC1		INTETC01	AOH	ITC1C	ITC1N	/12	ITC1M1	ITC1N	10	ITC0C	ITC0M2	ITC0M1	ITC0M0	
INTTC2			7.011	R			R/W			R		R/W		
NTETC23 NTETC24 NTET	enable			0				0		0			0	
INTETC23 A1H R R/W R R R R/W R R R R/W R R R R R R R R R	INTTC2				ı	INTT	C3					TC2	•	
INTTC3		INTETC23	A1H		ITC3N	<i>1</i> 2		ITC3N	<i>I</i> 0	ITC2C	ITC2M2		ITC2M0	
IxxM2 IxxM1 IxxM0 Function (write) 0 0 0 Disables interrupt requests 0 0 1 Sets interrupt priority level to 1 0 1 0 Sets interrupt priority level to 2 0 1 1 Sets interrupt priority level to 3 1 0 0 Sets interrupt priority level to 4 1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6													T.	
Interrupt request flag 0 0 0 Disables interrupt requests 0 0 1 Sets interrupt priority level to 1 0 1 0 Sets interrupt priority level to 2 0 1 1 Sets interrupt priority level to 3 1 0 0 Sets interrupt priority level to 4 1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6	enable			0	0		0	0		0	0	0	0	
Interrupt request flag 0 0 0 Disables interrupt requests 0 0 1 Sets interrupt priority level to 1 0 1 0 Sets interrupt priority level to 2 0 1 1 Sets interrupt priority level to 3 1 0 0 Sets interrupt priority level to 4 1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6										L.,				
Interrupt request flag 0 0 0 Disables interrupt requests 0 0 1 Sets interrupt priority level to 1 0 1 0 Sets interrupt priority level to 2 0 1 1 Sets interrupt priority level to 3 1 0 0 Sets interrupt priority level to 4 1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6														
Interrupt request flag 0 0 0 Disables interrupt requests 0 0 1 Sets interrupt priority level to 1 0 1 0 Sets interrupt priority level to 2 0 1 1 Sets interrupt priority level to 3 1 0 0 Sets interrupt priority level to 4 1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6				•										
Interrupt request flag 0 0 0 Disables interrupt requests 0 0 1 Sets interrupt priority level to 1 0 1 0 Sets interrupt priority level to 2 0 1 1 Sets interrupt priority level to 3 1 0 0 Sets interrupt priority level to 4 1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6							•							
Interrupt request flag 0 0 0 Disables interrupt requests 0 0 1 Sets interrupt priority level to 1 0 1 0 Sets interrupt priority level to 2 0 1 1 Sets interrupt priority level to 3 1 0 0 Sets interrupt priority level to 4 1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6					Г	lxx	<u>₩</u> M2	xxM1	lx	cxM0	F	unction	(write)	
Interrupt request flag 0 0 1 Sets interrupt priority level to 1 0 1 0 Sets interrupt priority level to 2 0 1 1 Sets interrupt priority level to 3 1 0 0 Sets interrupt priority level to 4 1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6					-								,	
Interrupt request flag 0 1 0 Sets interrupt priority level to 2 0 1 1 Sets interrupt priority level to 3 1 0 0 Sets interrupt priority level to 4 1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6					-									
Interrupt request flag 0 1 1 Sets interrupt priority level to 3 1 0 0 Sets interrupt priority level to 4 1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6					F						-			
Interrupt request flag 1 0 0 Sets interrupt priority level to 4 1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6					 						-			
Interrupt request flag 1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6				*							-			
1 1 0 Sets interrupt priority level to 6			Interrupt	request	flag			0		1		• •		
1 1 Disables interrupt requests					f			1		0	·			
. Dioable interrupt requests							1	1		1	Disables inte	rrupt reque	sts	

(2) External interrupt control

Level INT

Name	Symbol	Address	7	6	5	4	3	2	1	0
INAITIE	Cyllibol	Auui 633		12EDGE			I1LE		IOLE	
			_	IZEDGE	I2LE	I1DGE		I0EDGE	IULE	NMIREE
Interrupt			0		0	V .		0 1		
input mode	IIMC0	8CH	0	0	0	0	0	0	0	0
control 0		(no RMW)	Write 0	INT2EDGE		INT1EDGE		INT0EDGE		1: Operate even on
				0: Rising	0: Edge 1: Level	-	-	ū	0: Edge 1: Level	rising/falling
				1: Falling	1: Level	1: Falling	i: Levei	1: Falling	1: Level	edge of NMI
INT2 le	evel enable				_					
0		tect INT								
1	Level IN	IT								
INT1 le	evel enable)			_					
0	Edge de	etect INT								
1	Level IN	Т			`					
INTO le	evel enable)			_					
0	Edge de	etect INT			_					
1	Level IN	T								
NMI ris	sing edge	enable			<u> </u>					
0	INT requ	uest genera	tion at falling	edge	_					
1	INT requ	uest genera	tion at rising	falling edge						
						T	T	1		
Name	Symbol	Addres	s 7	6	5	4	3	2	1	0
Name	Symbol	Address	5 7	6 I5EDGE	5 I5LE	4 I4EDGE	3 I4LE	2 I3EDGE	1 I3LE	
Name	Symbol	Address	5 7			I4EDGE			-	
Interrupt input	-	8DH				I4EDGE	I4LE		-	
Interrupt input mode	Symbol			I5EDGE	15LE 0	I4EDGE	I4LE W 0	13EDGE	I3LE 0	
Interrupt input	-	8DH		I5EDGE 0	15LE 0	I4EDGE \\	I4LE W 0	I3EDGE 0	I3LE 0	
Interrupt input mode	-	8DH		0 INT5EDGE	0 INT5	I4EDGE 0 INT4EDGE	I4LE W 0 INT4	0 INT3EDGE	0 INT3	
Interrupt input mode control1	IIMC1	8DH (no RMW		0 INT5EDGE 0: Rising	0 INT5 0: Edge	0 INT4EDGE 0: Rising	I4LE W 0 INT4 0: Edge	0 INT3EDGE 0: Rising	0 INT3 0: Edge	
Interrupt input mode control1	IIMC1	8DH (no RMW		0 INT5EDGE 0: Rising	0 INT5 0: Edge	0 INT4EDGE 0: Rising	I4LE W 0 INT4 0: Edge	0 INT3EDGE 0: Rising	0 INT3 0: Edge	
Interrupt input mode control1	IIMC1 evel enable	8DH (no RMW		0 INT5EDGE 0: Rising	0 INT5 0: Edge	0 INT4EDGE 0: Rising	I4LE W 0 INT4 0: Edge	0 INT3EDGE 0: Rising	0 INT3 0: Edge	
Interrupt input mode control1	IIMC1 evel enable Edge de	8DH (no RMW		0 INT5EDGE 0: Rising	0 INT5 0: Edge	0 INT4EDGE 0: Rising	I4LE W 0 INT4 0: Edge	0 INT3EDGE 0: Rising	0 INT3 0: Edge	
Interrupt input mode control1	IIMC1 evel enable	8DH (no RMW		0 INT5EDGE 0: Rising	0 INT5 0: Edge	0 INT4EDGE 0: Rising	I4LE W 0 INT4 0: Edge	0 INT3EDGE 0: Rising	0 INT3 0: Edge	
Interrupt input mode control1 INT5 le 0 1 INT4 le	IIMC1 evel enable Edge de Level IN evel enable Edge de	8DH (no RMW		0 INT5EDGE 0: Rising	0 INT5 0: Edge	0 INT4EDGE 0: Rising	I4LE W 0 INT4 0: Edge	0 INT3EDGE 0: Rising	0 INT3 0: Edge	
Interrupt input mode control1 INT5 le 0 1 INT4 le	IIMC1 evel enable Edge de Level IN	8DH (no RMW		0 INT5EDGE 0: Rising	0 INT5 0: Edge	0 INT4EDGE 0: Rising	I4LE W 0 INT4 0: Edge	0 INT3EDGE 0: Rising	0 INT3 0: Edge	
Interrupt input mode control1 INT5 le 0 1 INT4 le 0 1	IIMC1 evel enable Edge de Level IN evel enable Edge de	8DH (no RMW) steet INT		0 INT5EDGE 0: Rising	0 INT5 0: Edge	0 INT4EDGE 0: Rising	I4LE W 0 INT4 0: Edge	0 INT3EDGE 0: Rising	0 INT3 0: Edge	

When switching IIMC0 and 1 registers, first every FC registers in port which built-in INT function clear to 0.

Setting functions on external interrupt pins

Interrupt Pin	Mode	Setting Method
NMI	Falling edge	<nmiree> = 0</nmiree>
INIVII	Both falling and Rising edges	<nmiree> = 1</nmiree>
		<i0le> = 0, <i0edge> = 0</i0edge></i0le>
INT0	Falling edge	<i0le> = 0, <i0edge> = 1</i0edge></i0le>
INTO	High level	<i0le> = 1, <i0edge> = 0</i0edge></i0le>
	Low level	<i0le> = 1, <i0edge> = 1</i0edge></i0le>
		<i1le> = 0, <i1edge> = 0</i1edge></i1le>
INT1	Falling edge	<i1le> = 0, <i1edge> = 1</i1edge></i1le>
IINTT	High level	<i1le> = 1, <i1edge> = 0</i1edge></i1le>
	Low level	<i1le> = 1, <i1edge> = 1</i1edge></i1le>
		<i2le> = 0, <i2edge> = 0</i2edge></i2le>
INT2	Falling edge	<i2le> = 0, <i2edge> = 1</i2edge></i2le>
IIVIZ	High level	<i2le> = 1, <i2edge> = 0</i2edge></i2le>
	Low level	<i2le> = 1, <i2edge> = 1</i2edge></i2le>
		<i3le> = 0, <i3edge> = 0</i3edge></i3le>
INT3	Falling edge	<i3le> = 0, <i3edge> = 1</i3edge></i3le>
INTO	High level	<i3le> = 1, <i3edge> = 0</i3edge></i3le>
	Low level	<i3le> = 1, <i3edge> = 1</i3edge></i3le>
		<i4le> = 0, <i4edge> = 0</i4edge></i4le>
INT4	Falling edge	<i4le> = 0, <i4edge> = 1</i4edge></i4le>
11114	High level	<i4le> = 1, <i4edge> = 0</i4edge></i4le>
	Low level	<i4le> = 1, <i4edge> = 1</i4edge></i4le>
		<i5le> = 0, <i5edge> = 0</i5edge></i5le>
INT5	Falling edge	<i5le> = 0, <i5edge> = 1</i5edge></i5le>
IINTO	High level	<i5le> = 1, <i5edge> = 0</i5edge></i5le>
	Low level	<i5le> = 1, <i5edge> = 1</i5edge></i5le>

(3) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.5.1, to the register INTCLR.

For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

 $INTCLR \leftarrow 0AH$ Clears interrupt request flag INT0.

Name	Symbol	Address	7	6	5	4	3	2	1	0
					CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
Interrupt clear	INTCLR	88H				٧	٧			
control	INTOLK	(no RMW)	0	0	0	0	0	0	0	0
						Interrup	t vector			

(4) Micro DMA start vector registers

These registers assign micro DMA processing to an sets which source corresponds to DMA. The interrupt source whose micro DMA start vector value matches the vector set in one of these registers is designated as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, in order for micro DMA processing to continue, the micro DMA start vector register must be set again during processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the lowest numbered channel takes priority.

Accordingly, if the same vector is set in the micro DMA start vector registers for two different channels, the interrupt generated on the lower-numbered channel is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel has not been set in the channel's micro DMA start vector register again, micro DMA transfer for the higher-numbered channel will be commenced. (This process is known as micro DMA chaining.)

Name	Symbol	Address	7	6	5	4	3	2	1	0
							DMA0 st	art vector		
DMA0 start	DMA0V	80H			DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
vector	DIVIAUV	(no RMW)					R/	W		
					0	0	0	0	0	0
						•	DMA1 st	art vector	•	
DMA1	DMA1V	81H			DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
start vector	DIVIATV	(no RMW)					R/	W		
					0	0	0	0	0	0
							DMA2 st	art vector		
DMA2	DMA2V	82H			DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
start vector	DIVIAZV	(no RMW)					R	W		
					0	0	0	0	0	0
							DMA3 st	art vector		
DMA3	DMAON	83H			DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
start vector	DMA3V	(no RMW)					R	W		
					0	0	0	0	0	0

(5) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches zero. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

Name	Symbol	Address	7	6	5	4	3	2	1	0
DMA							DMAR3	DMAR2	DMAR1	DMAR0
software	DMAR	89H					R/W	R/W	R/W	R/W
request	DIVIAN	(no RMW)					0	0	0	0
register								1: DMA soft	ware request	
DMA							DMAB3	DMAB2	DMAB1	DMAB0
burst	DMAB	8AH (no RMW)						R/	W	
register		(110 TAVIVV)					0	0	0	0

(6) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore if, immediately before an interrupt is generated, the CPU fetches an instruction which clears the corresponding interrupt request flag (Note), the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0008H and jump to interrupt vector address FFFF08H.

To avoid this, an instruction which clears an interrupt request flag should always be preceded by a DI instruction.

Thus, before a POP SR instruction is executed, changing the value of the interrupt mask register <IFF2 to IFF0>, a DI instruction should be used to disable interrupts.

In addition, please note that the following two circuits are exceptional and demand special attention.

INT0 to 5 level mode	In Level mode INT0 is not an edge-triggered interrupt. Hence, in Level mode the interrupt request flip-flop for INT0 does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from Edge mode to Level mode, the interrupt request flag is cleared automatically.
	(For example: in case of INT0) If the CPU enters the interrupt response sequence as a result of INT0 going from 0 to 1, INT0 must then be held at 1 until the interrupt response sequence has been completed. If INT0 is set to Level mode so as to release a HALT state, INT0 must be held at 1 from the time INT0 changes from 0 to 1 until the HALT state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INT0 to revert to 0 before the HALT state has been released.) When the mode changes from Level mode to Edge mode, interrupt request flags which were set in Level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC0), 00H; Switches interrupt input mode from Level mode to Edge mode.
	LD (INTCLR), 0AH; Clears interrupt request flag. El
INTRX	The interrupt request flip-flop can only be cleared by a Reset or by reading the Serial channel receive buffer. It cannot be cleared by an instruction.

Note: The following instructions or pin input state changes are equivalent to instructions which clear the interrupt request flag.

INT0 to 5: Instructions which switch to Level mode after an interrupt request has been generated in Edge mode.

The pin input changes from High to Low after an interrupt request has been generated in Level mode ($H \rightarrow L$).

INTRX: Instructions which read the Receive buffer

3.6 Port Functions

The TMP91C630 features 53-bit settings which relate to the various I/O ports.

As well as general-purpose I/O port functionality, the port pins also have I/O functions which relate to the built-in CPU and internal I/Os. Table 3.6.1 lists the functions of each port pin. Table 3.6.2 lists I/O registers and their specifications.

Table 3.6.1 Port Functions (R: ↑ = with programmable pull-up resistor)

Port Name	Pin Name	Number of Pins	Direction	R	Direction Setting Unit	Pin Name for Internal Function
Port 1	P10 to P17	8	I/O	-	Bit	D8 to D15
Port 2	P20 to P27	8	Output	_	(Fixed)	A16 to A23
Port 5	P53	1	I/O	↑	Bit	BUSRQ
	P54	1	I/O	↑	Bit	BUSAK
	P55	1	I/O	↑	Bit	WAIT
	P56	1	I/O	\uparrow	Bit	INT0
Port 6	P60	1	Output	-	(Fixed)	CS0
	P61	1	Output	_	(Fixed)	CS1
	P62	1	Output	_	(Fixed)	CS2
	P63	1	Output	_	(Fixed)	CS3
Port 7	P70	1	I/O	-	Bit	TA0IN/INT1
	P71	1	I/O	_	Bit	TA1OUT
	P72	1	I/O	_	Bit	TA3OUT/INT2
	P73	1	I/O	_	Bit	TA4IN/INT3
	P74	1	I/O	_	Bit	TA5OUT
	P75	1	I/O	_	Bit	INT4
Port 8	P80	1	I/O	↑	Bit	TXD0
	P81	1	I/O	↑	Bit	RXD0
	P82	1	I/O	↑	Bit	SCLK0/ CTS0
	P83	1	I/O	↑	Bit	STS0
	P84	1	I/O	↑	Bit	TXD1
	P85	1	I/O	↑	Bit	RXD1
	P86	1	I/O	\uparrow	Bit	SCLK1/CTS1
	P87	1	I/O	1	Bit	STS1
Port 9	P90	1	I/O	-	Bit	INT5
	P93	1	I/O	-	Bit	TB0IN0
	P94	1	I/O	-	Bit	TB0IN1
	P95	1	I/O	-	Bit	TB0OUT0
	P96	1	I/O	-	Bit	TB0OUT1
Port A	PA0 to PA7	7	Input	-	(Fixed)	AN0 to AN7, ADTRG (PA3)
Port Z	PZ2	1	I/O	↑	Bit	HWR
	PZ3	1	I/O	↑	Bit	

Table 3.6.2 (a) I/O Registers and Their Specifications

X: Don't care

		lble 3.6.2 (a) 1/0 Registers and Their 3.		_	on t care
Port	Name	Specification	1/	O Registe	ers
	rtamo	C C C C C C C C C C C C C C C C C C C	Pn	PnCR	PnFC
Port 1	P10 to P17	Input port	×	0	0
		Output port	×	1	0
		D8 to D15 bus	×	1	1
Port 2	P20 to P27	Output port	×	None	0
		A16 to A23 output	×	INOTIE	1
Port Z	PZ2	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	×	1	0
		HWR output	×	1	1
	PZ3	Input port (without PU)	0	0	
		Input port (with PU)	1	0	None
		Output port	×	1	
Port 5	P53	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	×	1	0
		BUSRQ Input (without PU)	0	0	1
		BUSRQ Input (with PU)	1	0	1
	P54	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	×	1	0
		BUSAK output	×	1	1
	P55	Input port/ WAIT input (without PU)	0	0	
		Input port/ WAIT input (with PU)	1	0	None
		Output port	×	1	
	P56	Input port/INT0 input (without PU)	0	0	1
		Input port/INT0 input (with PU)	1	0	1
		Output port	×	1	0
Port 6	P60 to P63	Output port	×		0
	P60	CS0 output	×	1	1
	P61	CS1 output	×	None	1
	P62	CS2 output	×	1	1
	P63	CS3 output	×		1
Port 7	P70 to P75	Input port	×	0	0
		Output port	×	1	0
	P70	TA0IN input	×	0	None
		INT1 input	×	0	1
	P71	TA1OUT output	×	1	1
	P72	TA3OUT output	×	1	1
		INT2 input	×	0	1
	P73	TA4IN input	×	0	None
		INT3 input	×	0	1
		<u> </u>		1	_
	P74	TA5OUT output	×	1	1

X: Don't care

Table 3.6.2 (b) I/O Registers and Their Specifications

David	Mana	On a Sification	I,	O Registe	ers
Port	Name	Specification	Pn	PnCR	PnFC
Port 8	P80	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	×	1	0
		TXD0 output (Note1)	×	1	1
	P81	Input port/RXD0 input (without PU)	0	0	
		Input port/RXD0 input (with PU)	1	0	None
		Output port	×	1	
	P82	Input port/SCLK0/ CTS0 input (without PU)	0	0	0
		Input port/SCLK0/ CTS0 input (with PU)	1	0	0
		Output port	×	1	0
		SCLK0 output	×	1	1
	P83	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	×	1	0
		STS0 output	×	1	1
	P84	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	×	1	0
		TXD1 output (Note1)	×	1	1
	P85	Input port/RXD1 input (without PU)	0	0	
	. 00	Input port/RXD1 input (with PU)	1	0	None
		Output port	×	1	1100
	P86	Input port/SCLK1/ CTS1 input (without PU)	0	0	0
	1 00	Input port/SCLK1/ CTS1 input (with PU)	1	0	0
		Output port	×	1	0
		SCLK1 output	×	1	1
	P87	Input port (without PU)	0	0	0
	107	Input port (with PU)	1	0	0
		Output port	×	1	0
		STS1 output	×	1	1
Port 9	P90	Input port	×	0	0
1 011 5	1 30	Output port	×	1	0
		INT5 input	×	0	1
	P93 to P96	Input port	×	0	'
	1 33 10 1 30	Output port	×	1	1
	P93	TB0IN0 input	×	0	None
	P94	TB0IN1 input	×	0	†
	P95	TB0OUT0 output	×	1	1
		TB0OUT1 output	×	1	1
	I P96				
Port A	P96	·		1	
Port A	P96 PA0 to PA7	Input port AN0 to AN7 (Note 2)	×		one

- Note 1: If P80 and P84 are used as open-drain output port, they are need to set registers ODE<ODE84, ODE80>.
- Note 2: When PA0 to PA7 are used as AD converter input channels, a 3-bit field in the AD mode control register ADMOD1<ADCH2:0> is used to select the channel.
- Note 3: When PA3 is used as the ADTRG input, ADMOD1<ADTRGE> is used to enable external trigger input.

After a Reset the port pins listed below function as general-purpose I/O port pins.

A Reset sets I/O pins which can be programmed for either input or output to be input port pins.

Setting the port pins for internal function use must be done in software.

Note about bus release and programmable pull-up I/O port pins

When the bus is released (e.g. when $\overline{BUSAK}=0$), the output buffers for D0 to D15, A0 to A23, and the control signals (\overline{RD} , \overline{WR} , \overline{HWR} and \overline{CSO} to $\overline{CS3}$) are off and are set to High-impedance.

However, the output of built-in programmable pull-up resistors are kept before the bus is released. These programmable pull-up resistors can be selected ON/OFF by programmable when they are used as the input ports.

When they are used as output ports, they cannot be turned ON/OFF in software. Table 3.6.3 shows the pin states after the bus has been released.

Table 3.6.3 Pin States (after Bus Release)

	<u> </u>	,
Pin Names	Pin State	(after Bus Release)
1 iii Naiiics	Used as Port	Used for Function
D0 to D7		High-Impedance (High-Z)
P10 to P17	Unchanged	^
(D8 to D15)	(e.g. not set to High-impedance (High-Z))	ı .
A0 to A15		First all bits are set High, then they are set to High-Impedance (High-Z).
P20 to P27	Unchanged	*
(A16 to A23)	(e.g. not set to High-impedance (High-Z))	I
RD	*	^
WR		ı
PZ2 (HWR)	↑	The output buffer is set to OFF. The programmable pull-up resistor is set to ON irrespective of the output latch.
P60 (CS0)		
P61 (CS1)	↑	^
P62 (CS2)		ı
P63 (CS3)		

Figure 3.6.1 shows an example external interface circuit when the bus release function is used.

When the bus is released, neither the internal memory nor the internal I/O can be accessed. However, the internal I/O continues to operate. As a result, the watchdog timer also continues to run. Therefore, the bus release time must be taken into account and care must be taken when setting the detection time for the WDT.




Figure 3.6.1 Interface Circuit Example (Using Bus Release Function)

The above circuit is necessary to set the signal level when the bus is released. A reset sets (\overline{RD}) and (\overline{WR}) , P60 (\overline{CSO}) , P61 (\overline{CSI}) , P62 $(\overline{CS2})$, P63 $(\overline{CS3})$ to output, and PZ2 (\overline{HWR}) and P54 (\overline{BUSAK}) to input with pull-up resistor.

3.6.1 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P1CR. Resetting, the control register P1CR to 0 and sets Port 1 to input mode.

In addition to functioning as a general-purpose I/O port, Port 1 can also function as an address data bus (D8 to D15).

In case of AM1 = 0, and AM0 = 1 (outside 16-bit data bus), port 1 always functions as the data bus (D8 to D15) irrespective of the setting in P1CR control register.




Figure 3.6.2 Port 1

Port 1 Register

		7	6	5	4	3	2	1	0				
P1	Bit symbol	P17	P16	P15	P14	P13	P12	P11	P10				
(0001H)	Read/Write	R/W											
	After reset	Data from external port (Output latch register is cleared to 0.)											

Port 1 Control Register

		7	6	5	4	3	2	1	0		
P1CR	Bit symbol	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C		
(0004H)	Bit symbol Read/Write	W									
·	After reset	0	0	0	0	0	0	0	0		
·	Function	0: In 1: Out									
'											

Figure 3.6.3 Register for Port 1

3.6.2 Port 2 (P20 to P27)

Port 2 is an 8-bit output port. In addition to functioning as a output port, Port 2 can also function as an address bus (A16 to A23).

Each bit can be set individually for address bus using the function register P2FC. Resetting sets all bits of the function register P2FC to 1 and sets Port 2 to address bus.




Figure 3.6.4 Port 2

_				Port 2	Register							
		7	6	5	4	3	2	1	0			
P2 (0006H)	Bit symbol	P27	P26	P25	P24	P23	P22	P21	P20			
	Read/Write	R/W										
	After reset			0	utput latch reo	gister is set to	1					

Port 2 Function Register 2 6 5 4 3 0 P27F P24F P26F P25F P23F P22F P21F P20F Bit symbol P2FC (0009H) Read/Write W After reset 1 1 1 1 Function 0: Port 1: Address bus (A23 to A16)

Note: Read-modify-write is prohibited for P2FC.

Figure 3.6.5 Register for Port 2

3.6.3 Port 5 (P53 to P56)

Port 5 is an 4-bit general-purpose I/O port. I/O is set using control register P5CR and P5FC. Resetting resets all bits of the output latch P5 to 1, the control register P5CR and the function register P5FC to 0 and sets P52 to P56 to input mode with pull-up register.

In addition to functioning as a general-purpose I/O port, Port 5 also functions as I/O for the CPU's control/status signal.




Figure 3.6.6 Port 53




Figure 3.6.7 Port 54




Figure 3.6.8 Port 55




Figure 3.6.9 Port 56

Port 5 Register 6 5 3 2 0 Bit symbol P56 P55 P54 P53 P5 (000DH) Read/Write R/W After reset Data from external port (Output latch register is set to 1) Function 0: Pull-up resistor OFF 1: Pull-up resistor ON Port 5 Control Register 3 2 6 5 4 0 P56C P55C P54C P53C Bit symbol P5CR (0010H)Read/Write After reset 0 0 0 0 Function 0: In 1: Out I/O setting 0 Output Port 5 Function Register 6 5 4 3 2 1 0 P56F P54F P53F Bit symbol P5FC (0011H)Read/Write W After reset 0 0 0 Function 0: Port 0: Port 0: Port 1: INT0 1: BUSAK 1: BUSRQ

Note 1: Read-modify-write are prohibited for registers P5CR and P5FC.

input

Note 2: When port 5 is used in the input mode, P5 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.

Note 3: When P55 pin is used as a WAIT pin, clear P5CR<P55C> to 0 and Chip select/WAIT control register <BnW2:0> to 010.

Figure 3.6.10 Register for Port 5

3.6.4 Port 6 (P60 to P63)

Port 6 is a 4-bit output port. When reset, the P62 output latch is cleared to 0 while the P60, P61 and P63 output latches are set to 1.

In addition to functioning as an output port, this port can output standard chip select signals ($\overline{\text{CS0}}$ to $\overline{\text{CS3}}$). These settings are made by using the P6FC register. When reset, the P6FC register has all of its bits cleared to 0, so that the port is set for output mode.




Figure 3.6.11 Port 60, 61 and 63




Figure 3.6.12 Port 62




Figure 3.6.13 Register for Port 6

3.6.5 Port 7 (P70 to P75)

Port 7 is a 6-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets Port 7 to be an input port. In addition to functioning as a general-purpose I/O port, the individual port pins can also have the following functions: port pins 70 and 73 can function as the inputs TA0IN and TA4IN to the 8-bit timer, and port pins 71, 72 and 74 can function as the 8-bit timer outputs TA1OUT, TA3OUT and TA5OUT. For each of the output pins, timer output can be enabled by writing a 1 to the corresponding bit in the Port 7 function register (P7FC).

Resetting clears all bits of the registers P7CR and P7FC to 0, and sets all bits to be input port pins.




Figure 3.6.14 Ports 70, 73 and 75




Figure 3.6.15 Ports 71 and 74




Figure 3.6.16 Port 72




Figure 3.6.17 Port 7 Registers

3.6.6 Port 8 (P80 to P87)

• Port pins 80 to 87

Port pins 80 to 87 constitute a 8-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets P80 to P87 to be an input port. It also sets all bits of the output latch register to 1.

In addition to functioning as general-purpose I/O port pins, P80 to P87 can also function as the I/O for serial channel 0. These function can be enabled for I/O by writing a 1 to the corresponding bit of the Port 8 Function Register (P8FC).

Resetting clears all bits of the registers P8CR and P8FC to 0 and sets all bits to be input port pins. (with pull-up resistors).

(1) Port pins 80 (TXD0) and 84 (TXD1)

As well as functioning as I/O port pins, port pins 80 and 84 can also function as serial channel TXD output pins.

These port pins feature a programmable open-drain function.




Figure 3.6.18 Port Pins 80 and 84

(2) Port pins 81 (RXD0) and 85 (RXD1)

Port pins 81 and 85 are I/O port pins and can also be used as RXD input pin for the serial channels.




Figure 3.6.19 Port pins 81 and 85

(3) Port pins 82 (CTSO/SCLKO) and 86 (CTS1/SCLK1)

Port pins 82 and 86 are I/O port pins and can also be used as the $\overline{\text{CTS}}$ input pins or SCLK I/O pins for the serial channels.




Figure 3.6.20 Ports 82 and 86

(4) Port pins $83 (\overline{STS0})$ and $87 (\overline{STS1})$

Port pins 83 and 87 are I/O port pins and can also be used as $\overline{\rm STS}$ output pin for the received data request signal.





Figure 3.6.21 Port Pins 83 and 87

Port 8 Register

		7	6	5	4	3	2	1	0			
P8 (0018H)	Bit symbol	P87	P86	P85	P84	P83	P82	P81	P80			
	Read/Write	R/W										
(001011)	After reset	Data from external port (Output latch register is set to 1)										
	Function	0: Pull-up resistor OFF										
		1: Pull-up resistor ON										

Port 8 Control Register



Port 8 Function Register




Figure 3.6.22 Port 8 Register

3.6.7 Port 9 (P90, P93 to P96)

Port 9 is an 5-bit general-purpose I/O port. Each bit can be set individually for input or output, Resetting sets port 9 to be an input port, It also sets all bits in the output latch register P9 to 1. In addition to functioning as a general-purpose I/O port, the various pins of Port 9 can also function as the clock input for the 16-bit timer flipflop putput, on as input INT5. These functions on be enabled by writing a 1 to the corresponding bits in the Port 9 function registers (P9FC).




Figure 3.6.23 Port 90




Figure 3.6.24 Port Pins P93 to P96




Figure 3.6.25 Port 9 Registers

3.6.8 Port A (PA0 to PA7)

Port A is an 8-bit input port and can also be used as the analog input pins for the internal AD converter.




Figure 3.6.26 Port A

Port A Register

PA (001EH)		7	7 6 5 4 3 2 1 0										
	Bit symbol	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0				
	Read/Write	R											
	After reset	Data from external port											

Note: The input channel selection of AD converter and the permission of ADTRG input are set by AD converter mode register ADMOD1.

Figure 3.6.27 Port A Register

3.6.9 Port Z (PZ2, PZ3)

Port Z is a 2-bit general-purpose I/O port. I/O is set using control register PZCR and PZFC. Resetting clears all bits of the output latch PZ to 1, the control register PZCR and the function register PZFC to 0 and sets PZ2 and PZ3 to input mode with pull-up register.

In addition to functioning as a general-purpose I/O port. Port Z also functions as I/O for the CPU's control/status signal.




Figure 3.6.28 Port Z2




Figure 3.6.29 Port Z3




Figure 3.6.30 Port Z Registers

3.7 Chip Select/Wait Controller

On the TMP91C630, four user-specifiable address areas (CS0 to CS3) can be set. The data bus width and the number of waits can be set independently for each address area (CS0 to CS3 plus any other).

The pins $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ (which can also function as port pins P60 to P63) are the respective output pins for the areas CS0 to CS3. When the CPU specifies an address in one of these areas, the corresponding $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pin outputs the chip select signal for the specified address area (in ROM or SRAM). However, in order for the chip select signal to be output, the Port 6 function register P6FC must be set. External connection of ROM and SRAM is supported.

The areas CS0 to CS3 are defined by the values in the memory start address registers MSAR0 to MSAR3 and the memory address mask registers MAMR0 to MAMR3.

The chip select/wait control registers B0CS to B3CS and BEXCS should be used to specify the master enable/disable status the data bus width and the number of waits for each address area. The input pin which controls these states is the bus wait request pin (WAIT).

3.7.1 Specifying an Address Area

The address areas CS0 to CS3 are specified using the memory start address registers (MSAR0 to MSAR3) and the memory address mask registers (MAMR0 to MAMR3).

During each bus cycle, a compare operation is performed to determine whether or not the address specified on the bus corresponds to a location in one of the areas CS0 to CS3. If the result of the comparison is a match, it indicates that the corresponding CS area is to be accessed. If so, the corresponding $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pin outputs the chip select signal and the bus cycle proceeds according to the settings in the corresponding B0CS to B3CS chip select/wait control register. See 3.7.2, chip select/wait control registers.

(1) Memory start address registers

Figure 3.7.1 shows the memory start address registers. The memory start address registers MSAR0 to MSAR3 determine the start addresses for the memory areas CS0 to CS3 respectively. The eight most significant bits (A23 to A16) of the start address should be set in <S23 to S16>. The 16 least significant bits of the start address (A15 to A0) are fixed to 0. Thus the start address can only be set to lie on a 64-Kbyte boundary, starting from 000000H. Figure 3.7.2 shows the relationship between the value set in the start address register and the start address.

Memory Start Address Registers (for Areas CS0 to CS3)

MSAR0 (00C8H)/ MSAR1 (00CAH) MSAR2 (00CCH)/ MSAR3 (00CEH)

	7	6	5	4	3	2	1	0			
Bit symbol	S23	S22	S21	S20	S19	S18	S17	S16			
Read/Write	R/W										
After reset	1	1	1	1	1	1	1	1			
Function	Determines A23 to A16 of start address.										

→ Sets start addresses for areas CS0 to CS3.

Figure 3.7.1 Memory Start Address Register

Figure 3.7.2 Relationship between Start Address and Start Address Register Value

(2) Memory address mask registers

Figure 3.7.3 shows the memory address mask registers. The size of each of the areas CS0 to CS3 can be set by specifying a mask in the corresponding memory address mask register (MAMR0 to MAMR3). Each bit in a memory address mask register (MAMR0 to MAMR3) which is set to 1 masks the corresponding bit of the start address which has been set in the corresponding memory start address register (MSAR0 to MSAR3). The compare operation used to determine whether or not a bus address is in one of the areas CS0 to CS3 only compares address bits for which a 0 has been set in the corresponding bit position in the corresponding memory address mask register.

Also, the address bits which each memory address mask register can mask vary from register to register; hence, the possible size settings for the areas CS0 to CS3 differ accordingly.

Memory Address Mask Register (for CS0 Area)

MAMR0 (00C9H)		7	6	5	4	3	2	1	0		
	Bit symbol	V20	V19	V18	V17	V16	V15	V14 to 9	V8		
	Read/Write	R/W									
	After reset	1	1	1	1	1	1	1	1		
	Function	Sets size of CS0 area 0: used for address compare									

Range of possible settings for CS0 area size: 256 bytes to 2 Mbytes.

Memory Address Mask Register (CS1)

MAMR1 (00CBH)

	7	6	5	4	3	2	1	0			
Bit symbol	V21	V21 V20 V19 V18 V17 V16 V15 to 9 V8									
Read/Write		R/W									
After reset	1	1 1 1 1 1 1 1 1									
Function		Sets size of CS0 area 0: used for address compare									

Range of possible settings for CS1 area size: 256 bytes to 4 Mbytes.

Memory Address Mask Register (CS2 and CS3)

MAMR2 (00CDH)/ MAMR3 (00CFH)

	7	6	5	4	3	2	1	0			
Bit symbol	V22	V21	V20	V19	V18	V17	V16	V15			
Read/Write		R/W									
After reset	1	1 1 1 1 1 1 1 1									
Function		Sets size of CS2 or CS3 area 0: used for address compare									

Range of possible settings for CS2 and CS3 area sizes: 32 Kbytes to 8 Mbytes.

Figure 3.7.3 Memory Address Mask Registers

(3) Setting memory start addresses and address areas

Figure 3.7.4 shows an example in which CS0 is specified to be a 64-Kbyte address area starting at 010000H.

First, MSAR0<S23:16>, the eight most significant bits of the start address register and which correspond to the memory start address, are set to 01H. Next, based on the desired CS0 area size, the difference between the start address and the end address (01FFFFH) is calculated. Bits 20 to 8 of this result constitute the mask value for the desired CS0 area size. Setting this value in MAMR0<V20:8> (bits 20 to 8 of the memory address mask register) sets the desired area size for CS0. In this example 07H is set in MAMR0, specifying an area size of 64 Kbytes.




Figure 3.7.4 Example Showing How to Set the CS0 Area

A reset sets MSAR0 to MSAR3 and MAMR0 to MAMR3 to FFH. In addition, B0CS<B0E>, B1CS<B1E> and B3CS<B3E> are reset to 0, disabling the CS0, CS1 and CS3 areas. However, since a reset resets B2CS<B2M> to 0 and sets B2CS<B2E> to 1, CS2 is enabled with the address range 002800H to 01F7FFH, 020000H to FFFFFFH. When addresses outside the areas specified as CS0 to CS3 are accessed, the bus width and number of waits specified in BEXCS are used. (See 3.7.2, Chip Select/Wait Control Registers.)

(4) Address area size specification

Table 3.7.1 shows the valid area sizes for each CS area and indicates which method can be used to make the size setting. A Δ indicates that it is not possible to set the area size in question using the memory start address register and memory address mask register. If an area size for a CS area marked Δ in the table is to be set, the start address must either be set to 000000H or to a value that is greater than 000000H by an integer multiple of the desired area size.

If the CS2 area is set to 16 Mbytes or if two or more areas overlap, the lowest-numbered CS area has highest priority (e.g. CS0 has a higher priority than any other area).

Example: To set the area size for CS0 to 128 Kbytes:

a. Valid start addresses



Invalid start addresses




Table 3.7.1 Valid Area Sizes for Each CS Area

Size (bytes) CS area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0	0	0	0	0	Δ	Δ	Δ	Δ	Δ		
CS1	0	0		0	Δ	Δ	Δ	Δ	Δ	Δ	
CS2			0	0	Δ	Δ	Δ	Δ	Δ	Δ	Δ
CS3			0	0	Δ	Δ	Δ	Δ	Δ	Δ	Δ

3.7.2 Chip Select/Wait Control Registers

Figure 3.7.5 lists the chip select/wait control registers.

The master enable/disable, chip select output waveform, data bus width and number of wait states for each address area (CS0 to CS3 plus any other) are set in the respective chip select/wait control registers, B0CS to B3CS or BEXCS.

	Chip Select/Wait Control Register									
		7	6	5	4	3	2	1	0	
B0CS	Bit symbol	B0E		B0OM1	B0OM0	B0BUS	B0W2	B0W1	B0W0	
(00C0H)	Read/Write	W				V	٧			
Read-modify	After reset	0		0	0	0	0	0	0	
-write instructions are prohibited.	Function	0: Disable 1: Enable		00: For ROM/SRAM		Data bus width 0: 16 bits 1: 8 bits	Number of waits 000: 2 waits 001: 1 wait 010: (1 + N) waits 1xx: Reserve 011: 0 waits		c: Reserved	
B1CS	Bit symbol	B1E		B1OM1	B1OM0	B1BUS	B1W2	B1W1	B1W0	
(00C1H)	Read/Write	W				V	٧			
Read-modify	After reset	0		0	0	0	0	0	0	
-write instructions are prohibited.	Function	0: Disable 1: Enable		Chip select of waveform select of waveform select of the waveform se	election 1/SRAM	Data bus width 0: 16 bits 1: 8 bits	Number of w 000: 2 waits 001: 1 wait 010: (1 + N) 011: 0 waits		:: Reserved	
B2CS	Bit symbol	B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2	B2W1	B2W0	
(00C2H)	Read/Write				V	N				
Read-modify	After reset	1	0	0	0	0	0	0	0	
-write instructions are prohibited.	Functions	0: Disable 1: Enable	CS2 area selection 0: 16-Mbyte area 1: CS area	Chip select of waveform set 00: For ROM 01: 10: Don't 11:	election 1/SRAM	Data bus width 0: 16 bits 1: 8 bits	Number of waits 000: 2 waits 001: 1 wait 010: (1 + N) waits 1xx: R 011: 0 waits		:: Reserved	
B3CS	Bit symbol	B3E		B3OM1	B3OM0	B3BUS	B3W2	B3W1	B3W0	
(00C3H)	Read/Write	W				V	٧			
Read-modify	After reset	0		0	0	0	0	0	0	
-write instructions are prohibited.	Functions	0: Disable 1: Enable		Chip select of waveform set 00: For ROM 01: 10: Don't 11:	election 1/SRAM	Data bus width 0: 16 bits 1: 8 bits	Number of w 000: 2 waits 001: 1 wait 010: (1 + N) 011: 0 waits		c: Reserved	
BEXCS	Bit symbol					BEXBUS	BEXW2	BEXW1	BEXW0	
(00C7H)	Read/Write						V	V		
Read-modify	After reset					0	0	0	0	
-write instructions are prohibited.	Functions					Data bus width 0: 16 bits 1: 8 bits	Number of w 000: 2 waits 001: 1 wait 010: (1 + N) 011: 0 waits		κ: Reserved	
						J				
(Master enable bit ↓ 0 CS area disable 1 CS area enable			Chip select output waveform selection 00 For ROM/SRAM 01				∀ of address ar 7.2 (3) Wait C		
(CS2 area selection 0 16-Mbyte area			10 Don't ca	are	Data bus width selection 0 16-bit data bus 1 8-bit data bus				
	1 Specified address area									

Figure 3.7.5 Chip Select/Wait Control Registers

(1) Master enable bits

Bit 7 (<B0E>, <B1E>, <B2E> or <B3E>) of a chip select/wait control register is the master bit which is used to enable or disable settings for the corresponding address area. Writing 1 to this bit enables the settings. A Reset disables <B0E>, <B1E> and <B3E> (i.e sets them to 0) and enables <B2E> (i.e. sets it to 1). Hence after a Reset only the CS2 area is enabled.

(2) Data bus width selection

Bit 3 (<B0BUS>, <B1BUS>, <B2BUS>, <B3BUS> or <BEXBUS>) of a chip select/wait control register specifies the width of the data bus. This bit should be set to 0 when memory is to be accessed using a 16-bit data bus, and to 1 when an 8-bit data bus is to be used.

This process of changing the data bus width according to the address being accessed is known as dynamic bus sizing. For details of this bus operation see Figure 3.7.2.

Operand Data	Operand Start	Memory Data	CPU Address	CPU	Data
Bus Width	Address	Bus Width	CFO Address	D15 to D8	D7 to D0
8 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(Even number)	16 bits	2n + 0	XXXXX	b7 to b0
	2n + 1	8 bits	2n + 1	XXXXX	b7 to b0
	(Odd number)	16 bits	2n + 1	b7 to b0	XXXXX
16 bits	2n + 0	8 bits	2n + 0	XXXXX	b7 to b0
	(Even number)		2n + 1	XXXXX	b15 to b8
		16 bits	2n + 0	b15 to b8	b7 to b0
	2n + 1	8 bits	2n + 1	XXXXX	b7 to b0
	(Odd number)		2n + 2	XXXXX	b15 to b8
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	XXXXX	b15 to b8
32 bits	2n + 0	8 bits	2n + 0	XXXXX	b7 to b0
	(Even number)		2n + 1	XXXXX	b15 to b8
			2n + 2	XXXXX	b23 to b16
			2n + 3	XXXXX	b31 to b24
		16 bits	2n + 0	b15 to b8	b7 to b0
			2n + 2	b31 to b24	b23 to b16
	2n + 1	8 bits	2n + 1	XXXXX	b7 to b0
	(Odd number)		2n + 2	XXXXX	b15 to b8
			2n + 3	xxxxx	b23 to b16
			2n + 4	xxxxx	b31 to b24
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	b23 to b16	b15 to b8
			2n + 4	xxxxx	b31 to b24

Table 3.7.2 Dynamic Bus Sizing

Input data in bit positions marked xxxxx is ignored during a read. During a write, the bus lines corresponding to these bit positions go high-impedance and the write strobe signal for the bus remains inactive.

(3) Wait control

Bits 0 to 2 (<B0W0:2>, <B1W0:2>, <B2W0:2>, <B3W0:2> or <BEXW0:2>) of a chip select/wait control register specify the number of waits that are to be inserted when the corresponding memory area is accessed.

The following types of wait operation can be specified using these bits. Bit settings other than those listed in the table should not be made.

<bxw2:0></bxw2:0>	No. of Waits	Wait Operation
000	2 waits	Inserts a wait of two states, irrespective of the WAIT pin state.
001	1 wait	Inserts a wait of one state, irrespective of the WAIT pin state.
010	(1 + N) waits	Inserts one wait state, then continuously samples the state of the WAIT pin. While the WAIT pin remains Low, the wait continues; the bus cycle is prolonged until the pin goes High.
011	0 waits	Ends the bus cycle without a wait, regardless of the WAIT pin state.
1xx	Reserved	Do not set.

Table 3.7.3 Wait Operation Settings

A Reset sets these bits to 000 (2 waits).

(4) Bus width and wait control for an area other than CS0 to CS3

The chip select/wait control register BEXCS controls the bus width and number of waits when memory locations which are not in one of the four user-specified address areas (CS0 to CS3) are accessed. The BEXCS register settings are always enabled for areas other than CS0 to CS3.

(5) Selecting 16-Mbyte area/specified address area

Setting B2CS<B2M> (bit 6 of the chip select/wait control register for CS2) to 0 designates the 16-Mbyte area 002800H to 01F7FFH, 020000H to FFFFFFH as the CS2 area. Setting B2CS<B2M> to 1 designates the address area specified by the start address register MSAR2 and the address mask register MAMR2 as CS2 (i.e. if B2CS < B2M > 1, CS2 is specified in the same manner as CS0, CS1 and CS3 are).

A Reset clears this bit to 0, specifying CS2 as a 16-Mbyte address area.

(6) Procedure for setting chip select/wait control

When using the chip select/wait control function, set the registers in the following order:

a. Set the memory start address registers MSAR0 to MSAR3.

Set the start addresses for CS0 to CS3.

b. Set the memory address mask registers MAMR0 to MAMR3.

Set the sizes of CS0 to CS3.

c. Set the chip select/wait control registers B0CS to B3CS.

Set the chip select output waveform, data bus width, number of waits and master enable/disable status for $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$.

The CS0 to CS3 pins can also function as pins P60 to P63. To output a chip select signal using one of these pins, set the corresponding bit in the Port 6 function register P6FC to 1.

If a CS0 to CS3 address is specified which is actually an internal I/O, RAM or ROM area address, the CPU accesses the internal address area and no chip select signal is output on any of the $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pins.

Setting example:

In this example CS0 is set to be the 64-Kbyte area 010000H to 01FFFFH. The bus width is set to 16 bits and the number of waits is clear to 0.

MSAR0 = 01H Start address: 010000H

MAMR0 = 07H Address area: 64 Kbytes

B0CS = 83H ROM/SRAM, 16-bit data bus, zero waits, CS0 area settings enabled

3.7.3 Connecting External Memory

Figure 3.7.6 shows an example of how to connect external memory to the TMP91C630. In this example the ROM is connected using a 16-bit bus. The RAM and I/O are connected using an 8-bit bus.




Figure 3.7.6 Example of External Memory Connection (ROM uses 16-bit bus; RAM and I/O use 8-bit bus.)

A reset clears all bits of the Port 4 control register P6CR and the Port 6 function register P6FC to 0 and disables output of the CS signal. To output the CS signal, the appropriate bit must be set to 1.

3.8 8-Bit Timers (TMRA)

The TMP91C630 features six built-in 8-bit timers.

These timers are paired into three modules: TMRA01, TMRA23 and TMRA45. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM variable duty cycle with constant period)

Figure 3.8.1 to 3.8.3 show block diagrams for TMRA01, TMRA23 and TMRA45.

Each channel consists of an 8-bit up-counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by five control SFRs (special-function registers).

Each of the three modules (TMRA01, TMRA23 and TMRA45) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

Module TMRA23 TMRA45 TMRA01 Input pin for external **TA0IN** TA4IN No (shared with P70) External clock (shared with P73) pin Output pin for timer TA10UT TA3OUT TA5OUT flip-flop (shared with P71) (shared with P72) (shared with P74) Timer run register TA01RUN (0100H) TA23RUN (0108H) TA45RUN (0110H) TA0REG (0102H) TA2REG (010AH) TA4REG (0112H) Timer register TA5REG (0113H) SFR TA1REG (0103H) TA3REG (010BH) (address) Timer mode register TA01MOD (0104H) TA23MOD (010CH) TA45MOD (0114H) Timer flip-flop control TA1FFCR (0105H) TA3FFCR (010DH) TA5FFCR (0115H) register

Table 3.8.1 Registers and Pins for Each Module

3.8.1 Block Diagrams




Figure 3.8.1 TMRA01 Block Diagram




Figure 3.8.2 TMRA23 Block Diagram




Figure 3.8.3 TMRA45 Block Diagram

3.8.2 Operation of Each Circuit

(1) Prescalers

The 9-bit prescaler in TMRA01 generates the clock source of TMRA01.

The clock ϕ T0 is divided by 4 and input to this prescaler. ϕ T0 can be either fFPH or fc/16 and is selected using the prescaler clock selection register SYSCR0<PRCK1:0>.

The prescaler's operation can be controlled using TA01RUN<TA0PRUN> in the timer control register. Setting <TA0PRUN> to 1 starts the count; setting <TA0PRUN> to 0 clears the prescaler to zero and stops operation. Table 3.8.2 shows the various prescaler output clock resolutions.

Table 3.8.2 Prescaler output clock resolution

at fc = 36 MHz

Prescaler	Gear Value	Prescaler Output Clock Resolution						
Clock Selection <prck1:0></prck1:0>	<gear2:0></gear2:0>	φT1	φТ4	фТ16	фТ256			
	000 (fc)	fc/2 ³ (0.22 μs)	fc/2 ⁵ (0.9 μs)	fc/2 ⁷ (3.6 μs)	fc/2 ¹¹ (57 μs)			
	001 (fc/2)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.8 μs)	fc/2 ⁸ (7.1 μs)	fc/2 ¹² (114 μs)			
(f _{FPH})	010 (fc/4)	fc/2 ⁵ (0.9 μs)	fc/2 ⁷ (3.6 μs)	fc/2 ⁹ (14 μs)	fc/2 ¹³ (228 μs)			
	011 (fc/8)	fc/2 ⁶ (1.8 μs)	fc/2 ⁸ (7.1 μs)	fc/2 ¹⁰ (28 μs)	fc/2 ¹⁴ (455 μs)			
	100 (fc/16)	fc/2 ⁷ (3.6 μs)	fc/2 ⁹ (14 μs)	fc/2 ¹¹ (57 μs)	fc/2 ¹⁵ (910 μs)			
10 (fc/16 clock)	XXX	fc/2 ⁷ (3.6 μs)	fc/2 ⁹ (14 μs)	fc/2 ¹¹ (57 μs)	fc/2 ¹⁵ (910 μs)			

xxx: Don't care

(2) Up-counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks $\phi T1$, $\phi T4$ or $\phi T16$. The clock setting is specified by the value set in TA01MOD<TA01CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks ϕ T1, ϕ T16 or ϕ T256, or the comparator output (the match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up-counters and to control their count. A reset clears both up-counters, stopping the timers.

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers which can be used to set a time interval. When the value set in the timer register TAOREG or TA1REG matches the value in the corresponding up-counter, the comparator match detect signal goes active. If the value set in the timer register is 00H, the signal goes active when the up-counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if $\langle TA0RDE \rangle = 0$ and enabled if $\langle TA0RDE \rangle = 1$.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a $2^n - 1$ overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TA0RDE> to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TA0RDE> to 1, and write the following data to the register buffer. Figure 3.8.4 shows the configuration of TA0REG.




Figure 3.8.4 Configuration of TA0REG

Note: The same memory address is allocated to the timer register and the register buffer. When <TA0RDE> = 0, the same value is written to the register buffer and the timer register; when <TA0RDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TA0REG: 000102H TA1REG: 000103H TA2REG: 00010AH TA3REG: 00010BH TA4REG: 000112H TA5REG: 000113H

All these registers are write-only and cannot be read.

(4) Comparator (CP0 and CP1)

The comparator compares the value in an up-counter with the value set in a timer register. If they match, the up-counter is cleared to zero and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detect signal (8-bit comparator output) of each interval timer.


Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TAFF1IE> in the timer flip-flop control register.

A reset clears the value of TA1FF to 0. Writing 01 or 10 to TA1FFCR<TAFF1C1:0> sets TA1FF to 0 or 1. Writing 00 to these bits inverts the value of TA1FF (this is known as software inversion).

The TA1FF signal is output via the TA1OUT pin (which can also be used as P71). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the Port 7 function register P7FC.


3.8.3 SFRs

TMRA01 Run Register



Note: The values of bits 4 to 6 of TA01RUN are undefined when read.


TMRA23 Run Register



Note: The values of bits 4 to 6 of TA23RUN are undefined when read.

Figure 3.8.5 TMRA Registers

91C630-84 2003-07-22



Note: The values of bits 4 to 6 of TA45RUN are undefined when read.

Figure 3.8.6 TMRA Registers




Figure 3.8.7 TMRA Registers




Figure 3.8.8 TMRA Registers




Figure 3.8.9 TMRA Registers




Figure 3.8.10 TMRA Registers




Figure 3.8.11 TMRA Register




Figure 3.8.12 TMRA Registers

3.8.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

a. Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 8.8 μ s at fc = 36 MHz, set each register as follows:

```
    * Clock state
    System clock: High frequency (fc)
    Clock gear: 1 (fc)
    Prescaler clock: f<sub>FPH</sub>
```

```
MSB
                                        LSB
                   6
                      5 4
                               3 2
                                      1 0
TA01RUN
                    Χ
                       Χ
                           Χ
                                       0
                                                     Stop TMRA1 and clear it to 0.
TA01MOD
                           X 0
                                  1
                                                     Select 8-bit timer mode and select $\phi T1$
                                                     (0.22 \mu s at fc = 36 MHz) as the input clock.
TA1REG
                           0
                                                     Set TA1REG to 8.8 \mus ÷ \phiT1 = 40 = 28H
INTETA01
                    1
                        0
                           1
                                                     Enable INTTA1 and set it to Level 5.
TA01RUN
            \leftarrow - X X X - 1 1 -
                                                     Start TMRA1 counting.
```

X: Don't care, -: No change

Select the input clock using Table 3.8.4

Note: The input clocks for TMRA0 and TMRA1 differ as follows:

TMRA0: Uses TA0IN input and can be selected from \$\phi T1\$, \$\phi T4\$ or \$\phi T16\$

TMRA1: Match output of TMRA0 and can be selected from \$\phi\$T1, \$\phi\$T16, \$\phi\$T256

b. Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 1.32 μ s square wave pulse from the TA1OUT pin at fc = 36 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.

```
* Clock state
                 System clock: High frequency (fc)
                Clock gear: 1 (fc)
                Prescaler clock: fFPH
                      6
                         5
                             4
                                 3
                                     2
                                          1
TA01RUN
                         Х
                             Х
                                                         Stop TMRA1 and clear it to 0.
TA01MOD
                                                         Select 8-bit timer mode and select \phi T1 (0.22 \mu s at fc = 36
                                                         MHz) as the input clock.
                                                         Set the timer register to 1.32 \mu s \div \phi T1 \div 2 = 3
TA1REG
                     0
                         0
                             0
                                 0
                                    0
                                         1
TA1FFCR
                                                         Clear TA1FF to 0 and set it to invert on the match detect
                                                         signal from TMRA1.
P7CR
                                                         Set P71 to function as the TA1OUT pin.
P7FC
                     Х –
TA01RUN
                     X X X -
                                                         Start TMRA1 counting.
```

X: Don't care, -: No change




Figure 3.8.13 Square Wave Output Timing Chart (50% duty)

c. Making TMRA1 count up on the match signal from the TMRA0 comparator Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.




Figure 3.8.14 TMRA1 Count Up on Signal from TMRA0

(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD <TA01M1:0> to 01.

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA1CLK1:0>. Table 3.8.4 shows the relationship between the timer (interrupt) cycle and the input clock selection.

Setting example: To generate an INTTA1 interrupt every 0.225 seconds at fc = 36 MHz, set the timer registers TA0REG and TA1REG as follows:

```
    * Clock state
    System clock: High frequency (fc)
    Clock gear: 1 (fc)
    Prescaler clock: f<sub>FPH</sub>
```

If ϕ T16 (3.6 μ s at 36 MHz) is used as the input clock for counting, set the following value in the registers: 0.225 s ÷ 3.6 μ s = 62500 = F424H; i.e. set TA1REG to F4H and TA0REG to 24H.

The comparator match signal is output from TMRA0 each time the up-counter UC0 matches TA0REG, where the up-counter UC0 is not be cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up-counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparators TMRA0 and TMRA1, the up-counters UC0 and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG = 04H and TA0REG = 80H



Figure 3.8.15 Timer Output by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable Pulse Generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-Low or active-High. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (which can also be used as P71).




Figure 3.8.16 8-Bit PPG Output Waveforms

In this mode a programmable square wave is generated by inverting the timer output each time the 8-bit up-counter (UC0) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TAOREG must be smaller than the value set in TA1REG.

Although the up-counter for TMRA1 (UC1) is not used in this mode, TA01RUN <TA1RUN> should be set to 1 so that UC1 is set for counting.

Figure 3.8.17 shows a block diagram representing this mode.




Figure 3.8.17 Block Diagram of 8-Bit PPG Output Mode

If the TA0REG double buffer is enabled in this mode, the value of the register buffer will be shifted into TA0REG each time TA1REG matches UC0.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).





Figure 3.8.18 Operation of Register Buffer

Example: To generate 1/4-duty 113.636kHz pulses (at fc = 36 MHz):



```
* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: f<sub>FPH</sub>
```

Calculate the value which should be set in the timer register.

To obtain a frequency of 113.636 kHz, the pulse cycle t should be:

```
t = 1/113.636 \text{ kHz} = 8.8 \text{ μs} \phi T1 = 0.22 \text{ μs (at } 36 \text{ MHz)}; 8.8 \text{ μs} \div 0.22 \text{ μs} = 40 Therefore set TA1REG = 40 = 28\text{H}. The duty is to be set to 1/4: t \times 1/4 = 8.8 \text{ μs} \times 1/4 = 2.2 \text{ μs} 2.2 \text{ μs} \div 0.22 \text{ μs} = 10 Therefore, set TA0REG = 10 = 0\text{AH}.
```

```
6 5
                          4
                              3
                                  2
TA01RUN
                          Χ
                                  0
                                                   Stop TMRA0 and TMRA01 and clear it to 0.
TA01MOD
                       X \quad X \quad X
                                                   Set the 8-bit PPG mode, and select \phi T1 as input clock.
TA0REG
                                                   Write 0AH
TA1REG
            ← 0
                   0
                       1
                          0
                                  0 0 0
                                                   Write 28H
TA1FFCR
                          Χ
                                                   Set TA1FF, enabling both inversion.
                   ХХ
                                                   10 generates a negative logic pulse.
P7CR
                                                   Set P71 as the TA1OUT pin.
P7FC
TA01RUN
                                                   Start TMRA0 and TMRA1 counting.
```

X: Don't care, -: No change

(4) 8-bit PWM output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as P71). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up-counter (UC0) matches the value set in the timer register TA0REG or when $2^n - 1$ counter overflow occurs (n = 6, 7 or 8 as specified by TA01MOD<PWM01:00>). The up-counter UC0 is cleared when $2^n - 1$ counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TA0REG < value set for 2^n-1 counter overflow Value set in TA0REG $\neq 0$




Figure 3.8.19 8-Bit PWM Waveforms

Figure 3.8.20 shows a block diagram representing this mode.




Figure 3.8.20 Block Diagram of 8-Bit PWM Mode

In this mode the value of the register buffer will be shifted into TA0REG if $2^n - 1$ overflow is detected when the TA0REG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.





Figure 3.8.21 Register Buffer Operation

Example: To output the following PWM waves on the TA1OUT pin at fc = 36 MHz:



To achieve a 27.94 μ s PWM cycle by setting ϕ T1 to 0.22 μ s (at fc = 36 MHz):

$$27.94~\mu s \div 0.22~\mu s = 127$$

$$2^n - 1 = 127$$

Therefore n should be set to 7.

Since the low-level period is 15.84 μs when $\phi T1$ = 0.22 $\mu s,$ set the following value for TA0REG:

$$15.84 \ \mu s \div 0.22 \ \mu s = 72 = 48 H$$

```
MSB
                                         LSB
TA01RUN
                    ХХ
                                                     Stop TMRA0 and clear it to 0.
                            Χ
                                                     Select 8-bit PWM mode (cycle: 2^7 - 1) and select \phi T1 as
TA01MOD
                               X X
                                                     the input clock.
TA0REG
                        0
                            0
                                                     Write 48H.
TA1FFCR
                                                      Clear TA1FF to 0, enable the inversion.
P7CR
                                                      Set P71 and the TA1OUT pin.
P7FC
                                                     Start TMRA0 counting.
```

X: Don't care, -: No change

Table 3.8.3 PWM Cycle

at fc = 36 MHz

Select Prescaler Clock <prck1:0></prck1:0>		PWM Cycle									
	Gear Value <gear2:0></gear2:0>	¹ 1 2° 1			$2^{7}-1$			2 ⁸ – 1			
		φΤ1	φΤ4	φT16	φT1	φΤ4	φT16	φT1	φΤ4	φT16	
	000 (fc)	12.6 μs	56.7 μs	66.6 μs	25.4 μs	114 μs	457 μs	51 μs	230 μs	918 μs	
00	001 (fc/2)	25.2 μs	113 μs	447 μs	50.8 μs	229 μs	901 μs	102 μs	459 μs	1811 μs	
00 (f _{FPH})	010 (fc/4)	56.7 μs	227 μs	895 μs	114 μs	457 μs	1803 μs	230 μs	918 μs	3621 μs	
('FFI)	011 (fc/8)	113 μs	447 μs	1789 μs	229 μs	902 μs	3607 μs	459 μs	1811 μs	7242 μs	
	100 (fc/16)	227 μs	895 μs	3585 μs	457 μs	1803 μs	7226 μs	918 μs	3621 μs	14510 μs	
10 (fc/16 clcok)	XXX	227 μs	895 μs	3585 μs	457 μs	1803 μs	7226 μs	918 μs	3621 μs	14510 μs	

XXX: Don't care

(5) Settings for each mode

Table 3.8.4 shows the SFR settings for each mode.

Table 3.8.4 Timer Mode Setting Registers

Register Name		TA01M	OD		TA1FFCR					
<bit symbol=""></bit>	Bit Symbol> <ta01m1:0></ta01m1:0>		<ta1clk1:0></ta1clk1:0>	<ta0clk1:0></ta0clk1:0>	TAFF1IS					
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select					
8-bit timer × 2 channels	00	-	Lower timer match, φT1, φT16, φT256 (00, 01, 10, 11)	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output					
16-bit timer mode	01	-	-	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	-					
8-bit PPG × 1 channel	10	-	-	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	-					
8-bit PWM × 1 channel	11	2 ⁶ - 1, 2 ⁷ - 1, 2 ⁸ - 1 (01, 10, 11)	-	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	-					
8-bit timer × 1 channel	11	_	φT1, φT16 , φT256 (01, 10, 11)	-	Output disabled					

^{-:} Don't care

3.9 16-Bit Timer/Event Counters (TMRB)

The TMP91C630 incorporates multifunctional 16-bit timer/event counter (TMRB0) which has the following operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode

The timer/event counter channel consists of a 16-bit up-counter, two 16-bit timer registers (one of them with a double-buffer structure), two 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit.

The timer/event counter is controlled by an 11-byte control SFR.

This chapter consists of the following items:

Table 3.9.1 Differences Between TMRB0

Table 6.6.1 Billerenees Between Tivil (Be								
Spec	Channel	TMRB0						
External	External clock/Capture trigger input pins	TB0IN0 (also used as P93) TB0IN1 (also used as P94)						
pins	Timer flip-flop output pins	TB0OUT0 (also used as P95)						
		TB0OUT1 (also used as P96)						
	Timer run register	TB0RUN (0180H)						
	Timer mode register	TB0MOD (0182H)						
	Timer flip-flop control register	TB0FFCR (0183H)						
		TB0RG0L (0188H)						
SFR	Timer register	TB0RG0H (0189H)						
(address)	Timer register	TB0RG1L (018AH)						
(addi ooo)		TB0RG1H (018BH)						
		TB0CP0L (018CH)						
	Capture register	TB0CP0H (018DH)						
	Capitile register	TB0CP1L (018EH)						
		TB0CP1H (018FH)						

3.9.1 Block Diagrams




Figure 3.9.1 Block Diagram of TMRB0

3.9.2 Operation of Each Block

(1) Prescaler

The 5-bit prescaler generates the source clock for TMRB0. The prescaler clock (ϕ T0) is divided clock (divided by 4) from selected clock by the register SYSCR0<PRCK1:0> of clock-gear.

This prescaler can be started or stopped using TB0RUN<TB0RUN>. Counting starts when <TB0RUN> is set to 1; the prescaler is cleared to zero and stops operation when <TB0RUN> is clear to 0.

Table 3.9.2 Prescaler Clock Resolution

at fc = 36 MHz

Prescaler Clock Selection	Clock Gear Value	Prescaler Clock Resolution				
<prck1:0></prck1:0>	<gear2:0></gear2:0>	φ T 1	φΤ4	φT16		
	000 (fc)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.9 μs)	fc/2 ⁷ (3.6 μs)		
00	001 (fc/2)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.8 μs)	fc/2 ⁸ (7.1 μs)		
(f _{FPH})	010 (fc/4)	fc/2 ⁵ (0.9 μs)	fc/2 ⁷ (3.6 μs)	fc/2 ⁹ (14 μs)		
(IFPH)	011 (fc/8)	fc/2 ⁶ (1.8 μs)	fc/2 ⁸ (7.1 μs)	fc/2 ¹⁰ (28 μs)		
	100 (fc/16)	fc/2 ⁷ (3.6 μs)	fc/2 ⁹ (14 μs)	fc/2 ¹¹ (57 μs)		
10 (fc/16 clock)	XXX	fc/2 ⁷ (3.6 μs)	fc/2 ⁹ (14 μs)	fc/2 ¹¹ (57 μs)		

xxx: Don't care

(2) Up-counter (UC0)

UC0 is a 16-bit binary counter which counts up pulses input from the clock specified by TB0MOD<TB0CLK1:0>.

Any one of the prescaler internal clocks $\phi T1$, $\phi T4$ and $\phi T16$ or an external clock input via the TB0IN0 pin can be selected as the input clock. Counting or stopping & clearing of the counter is controlled by TB0RUN<TB0RUN>.

When clearing is enabled, the up-counter UC0 will be cleared to zero each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TB0MOD < TB0CLE >.

If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTBOF0) is generated when UC0 overflow occurs.

(3) Timer registers (TB0RG0H/L and TB0RG1H/L)

These two 16-bit registers are used to set the interval time. When the value in the up-counter UC0 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for timer register is executed using 2 byte data transfer instruction or using 1 byte date transfer instruction twice for lower 8 bits and upper 8 bits in order.

The TB0RG0 timer register has a double-buffer structure, which is paired with register buffer. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: it is disabled when <TB0RDE> = 0, and enabled when <TB0RDE> = 1.


When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up-counter (UC0) and the timer register TB0RG1 match.

After a reset, TB0RG0 and TB0RG1 are undefined. If the 16-bit timer is to be used after a reset, data should be written to it beforehand.

On a reset TB0RUN<TB0RDE> is initialized to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TB0RDE> to 1, then write data to the register buffer as shown below.

TB0RG0 and the register buffer both have the same memory addresses (000188H and 000189H) allocated to them. If $\langle TB0RDE \rangle = 0$, the value is written to both the timer register and the register buffer. If $\langle TB0RDE \rangle = 1$, the value is written to the register buffer only.

The addresses of the timer registers are as follows:




The timer registers are write-only registers and thus cannot be read.

(4) Capture registers (TB0CP0H/L and TB0CP1H/L)

These 16-bit registers are used to latch the values in the up-counter UC0.

Data in the capture registers should be read using a 2-byte data load instruction or two 1-byte data load instructions. The least significant byte is read first, followed by the most significant byte.

The addresses of the capture registers are as follows:



The capture registers are read-only registers and thus cannot be written to.

(5) Capture input control

This circuit controls the timing to latch the value of up-counter UC0 into TB0CP0 and TB0CP1. The latch timing for the capture register is determined by TB0MOD <TB0CPM1:0>.

In addition, the value in the up-counter can be loaded into a capture register by software. Whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up-counter is loaded into capture register TB0CP0. It is necessary to keep the prescaler in run mode (i.e. TB0RUN<TB0PRUN> must be held at a value of 1).

(6) Comparators (CP0 and CP1)

CP0 and CP1 are 16-bit comparators which compare the value in the up-counter UC0 with the value set in TB0RG0 or TB0RG1 respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).

(7) Timer flip-flops (TB0FF0 and TB0FF1)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C1T1, TB0C0T1, TB0E1T1 and TB0E0T1>. After a reset the value of TB0FF0 is undefined. If 00 is written to TB0FFCR<TB0FF0C1:0> or <TB0FF1C1:0>, TB0FF0 will be inverted. If 01 is written to the capture registers, the value of TB0FF0 will be set to 1. If 10 is written to the capture registers, the value of TB0FF0 will be cleared to 0. The values of TB0FF0 and TB0FF1 can be output via the timer output pins TB0OUT0 (which is shared with P95) and TB0OUT1 (which is shared with P96). Timer output should be specified using the Port 9 function register.

3.9.3 SFRs

TMRB0 Run Register

				_					
		7	6	5	4	3	2	1	0
	Bit symbol	TB0RDE	-			I2TB0	TB0PRUN		TB0RUN
30H)	Read/Write	R/W	R/W			R/W	R/W		R/W
	After reset	0	0			0	0		0
	Function	Double	Write 0			IDLE2	Timer Run/St	top control	
		buffer				0: Stop	0: Stop & cle	ar	
		0: Disable				1: Operate	1: Run (Cour	nt up)	
		1: Enable							
_									
						└─→ Coun	t operation		
						0	Stop and	clear	
						1	Count		
							•	uring IDLE2 m	
							•	on of prescale	r
						TB0R	UN: Operation	n of TMRB0	

Note: The 1, 4 and 5 of TB0RUN are read as undefined value.

Figure 3.9.2 The Registers for TMRB0




Figure 3.9.3 TMRB0 Registers




Figure 3.9.4 TMRB0 Registers

3.9.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals

In this example, the interrupt INTTB01 is set to be generated at fixed intervals. The interval time is set in the timer register TB0RG1.

```
5
                            4
                                3
                                   2
                                       1 0
TB0RUN
                    0
                        Χ
                            Χ
                                   0
                                       Χ
                                                      Stop TMRB0.
INTETB01
                        0
                            0
                                Χ
                                   0
                                                      Enable INTTB01 and set interrupt level 4. Disable
                                                      INTTB00.
TB0FFCR
                    1
                        0
                            0
                                0
                                   0
                                                      Disable the trigger.
TB0MOD
                            0
                                                      Select internal clock for input and
                                                      disable the capture function.
                               (** = 01, 10, 11)
TB0RG1
                                                      Set the interval time (16 bits).
TB0RUN
                                                      Start TMRB0.
```

X: Don't care, -: No change

(2) 16-bit event counter mode

As described above, in 16-bit timer mode, if the external clock (TB0IN0 pin input) is selected as the input clock, the timer can be used as an event counter. To read the value of the counter, first perform software capture once, then read the captured value.

```
TB0RUN
                    0
                       Х
                           Х
                                   0
                                       Χ
                                                     Stop TMRB0.
P9CR
                               0
                                   Х
                                       Х
                                                     Set P93 input mode
INTETB01
                        0
                                                     Enable INTTB01 and set interrupt level 4. Disable
                                                     INTTB00.
TB0FFCR
                            0
                                                     Disable the trigger.
TB0MOD
                                                     Select TB0IN0 as the input clock.
TB0RG1
                                                     Set the number of counts (16 bits).
TB0RUN
                    0
                       Χ
                           Χ
                                                     Start TMRB0.
```

X: Don't care, -: No change

When the timer is used as an event counter, set the prescaler in run mode (i.e. with TB0RUN < TB0PRUN > = 1).

(3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either Low-active or High-active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is to be enabled by the match of the up-counter UC0 with timer register TB0RG0 or TB0RG1 and to be output to TB0OUT0. In this mode the following conditions must be satisfied.

(Value set in TB0RG0) < (Value set in TB0RG1)




Figure 3.9.5 Programmable pulse generation (PPG) output waveforms

When the TB0RG0 double buffer is enabled in this mode, the value of register buffer 0 will be shifted into TB0RG0 at match with TB0RG1. This feature facilitates the handling of low-duty waves.




Figure 3.9.6 Operation of Register Buffer

The following block diagram illustrates this mode.




Figure 3.9.7 Block Diagram of 16-Bit Mode

The following example shows how to set 16-bit PPG output mode:


```
2
TB0RUN
                                                       Disable the TB0RG0 double buffer and stop TMRB0.
TB0RG0
                                                       Set the duty ratio (16 bits).
TB0RG1
                                                       Set the frequency (16 bits).
                                                       Enable the TB0RG0 double buffer.
TB0RUN
                                                       (The duty and frequency are changed on an INTTB01
                                                       interrupt.)
TB0FFCR
                                                       Set the mode to invert TB0FF0 at the match with
                         0
                                                       TB0RG0/TB0RG1. Set TB0FF0 to 0.
                                                       Select the internal clock as the input clock and disable
TB0MOD
                               (** = 01, 10, 11)
                                                       the capture function.
P9CR
                                        Χ
                                    Χ
                                                       Set P95 to function as TB0OUT0.
P9FC
                                    Χ
                                        Χ
TB0RUN
                                                       Start TMRB0.
```

X: Don't care, -: No change

3.10 Serial Channels

TMP91C630 includes two serial I/O channels. Either UART mode (asynchronous transmission) or I/O interface mode (synchronous transmission) can be selected.

• I/O interface mode — Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O.



In Mode 1 and Mode 2 a parity bit can be added. Mode 3 has a wake-up function for making the master controller start slave controllers via a serial link (a multi-controller system).

Figure 3.10.4 and 3 are block diagrams.

Table 3.10.1 Channels 0 and 1

	Channel 0	Channel 1		
Pin name	TXD0 (P80) RXD0 (P81) CTS0 /SCLK0 (P82) STS0 (P83)	TXD1 (P84) RXD1 (P85) CTS1/SCLK1 (P86) STS1 (P87)		





Figure 3.10.1 Data Formats

STS0 and STS1 pins are built in port P83 and P87. STS0 and STS1 are the request signal for the next data send to the CPU. P8CR sets port as output mode, P8FC sets STS using mode, and bit 0 of SC0MOD1 (SC1MOD1) register sets L level. Then STS is enable to start to transfer the data.

When SCLK signal is exactly falling edge, STS is disable.

And when it is ended to transfer 8-bits data, the STS can be setted to enable and request the next data

In SCLK output mode, the STS function can't be used.



3.10.1 Block Diagrams

Figure 3.10.2 is a block diagram representing serial channel 0.




Figure 3.10.2 Block Diagram of the Serial Channel 0




Figure 3.10.3 Block Diagram of the Serial Channel 1

3.10.2 Operation of Each Circuit

(1) Prescaler, prescaler clock select

There is a 6-bit prescaler for waking serial clock. The clock selected using SYSCR0<PRCK1:0> is divided by 4 and input to the prescaler as ϕ T0. The prescaler can be run by selecting the baud rate generator as the waking serial clock.

Table 3.10.2 shows prescaler clock resolution into the baud rate generator.

Table 3.10.2 Prescaler Clock Resolution to Baud Rate Generator

Select Prescaler Clock	Gear Value	Prescaler Output Clock Resolution					
<prck1:0></prck1:0>	<gear2:0></gear2:0>	фТ0	φΤ2	фТ8	фТ32		
	000 (fc)	fc/2 ²	fc/2 ⁴	fc/2 ⁶	fc/2 ⁸		
	001 (fc/2)	fc/2 ³	fc/2 ⁵	fc/2 ⁷	fc/29		
00 (f _{ЕРН})	010 (fc/4)	fc/2 ⁴	fc/2 ⁶	fc/2 ⁸	fc/2 ¹⁰		
(4111)	011 (fc/8)	fc/2 ⁵	fc/2 ⁷	fc/29	fc/2 ¹¹		
	100 (fc/16)	fc/2 ⁶	fc/2 ⁸	fc/2 ¹⁰	fc/2 ¹²		
10 (fc/16 clock)	xxx	_	fc/2 ⁸	fc/2 ¹⁰	fc/2 ¹²		

X: Don't care, -: Cannot be used

The baud rate generator selects between 4 clock inputs: $\phi T0$, $\phi T2$, $\phi T8$, and $\phi T32$ among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is a circuit which generates transmission and receiving clocks which determine the transfer rate of the serial channels.

The input clock to the baud rate generator, $\phi T0$, $\phi T2$, $\phi T8$ or $\phi T32$, is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + $\frac{(16-K)}{16}$ to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BR0CR<BR0ADDE, BR0S3:0> and BR0ADD<BR0K3:0>.

• In UART mode

When BR0CR < BR0ADDE > = 0

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CK <BR0S3:0>. (N = 1, 2, 3 ... 16)

When BR0CR < BR0ADDE > = 1

The N + (16 - K)/16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N set in BR0CR<BR0S3:0> $(N = 2, 3 \cdots 15)$ and the value of K set in BR0ADD<BR0K3:0> $(K = 1, 2, 3 \cdots 15)$

Note: If N = 1 or N = 16, the N + (16 - K)/16 division function is disabled. Clear BR0CR<BR0ADDE> to 0.

• In I/O interface mode

The N + (16 - K)/16 division function is not available in I/O interface mode. Clear BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

• In UART mode

$$Baud\ rate = \frac{Input\ clock\ of\ baud\ rate\ generator}{Frequency\ divider\ for\ baud\ rate\ generator}\ \div\ 16$$

• In I/O interface mode

$$Baud\ rate = \frac{Input\ clock\ of\ baud\ rate\ generator}{Frequency\ divider\ for\ baud\ rate\ generator}\ \div 2$$

• Integer divider (N divider)

For example, when the source clock frequency (fc) = 12.288 MHz, the input clock frequency = ϕ T2 (fc/16), the frequency divider N (BR0CR<BR0S3:0>) = 5, and BR0CR<BR0ADDE> = 0, the baud rate in UART mode is as follows:

* Clock state System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: System clock

Baud rate =
$$\frac{\text{fc/16}}{5} \div 16$$

= $12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$

Note: The N + (16 - K)/16 division function is disabled and setting BR0ADD <BR0K3:0> is invalid.

• N + (16 - K)/16 divider (UART mode only)

Accordingly, when the source clock frequency (fc) = 4.8 MHz, the input clock frequency = ϕ T0, the frequency divider N (BR0CR<BR0S3:0>) = 7, K (BR0ADD<BR0K3:0>) = 3, and BR0CR <BR0ADDE> = 1, the baud rate in UART mode is as follows:

* Clock state System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: System clock

Baud rate =
$$\frac{\text{fc/4}}{7 + (16 - 3)/16} \div 16$$

= $4.8 \times 10^6 \div 4 \div (7 + 13/16) \div 16 = 9600 \text{ (bps)}$

Table 3.10.3 and 3.10.4 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock (Serial channels 0 and 1). The method for calculating the baud rate is explained below:

- In UART mode
 Baud rate = external clock input frequency ÷ 16
 It is necessary to satisfy (external clock input cycle) ≥ fc/4
- In I/O interface mode
 Baud rate = external clock input frequency
 It is necessary to satisfy (external clock input cycle) ≥ 16/fc

Table 3.10.3 Transfer Rate Selection (When Baud Rate Generator is Used and BR0CR<BR0ADDE> = 0)

Unit (kbps)

					Offit (Rbps)
fc [MHz]	Input Clock Frequency Divider	φТ0	φТ2	фТ8	фТ32
	2	76.800	19.200	4.800	1.200
9.830400	4	38.400	9.600	2.400	0.600
9.030400	8	19.200	4.800	1.200	0.300
	0	19.200 4.800 1.200 0.30 9.600 2.400 0.600 0.15 38.400 9.600 2.400 0.60	0.150		
12.288000	5	38.400	9.600	2.400	0.600
12.200000	A	19.200	4.800	1.200	0.300
	2	115.200			
14.745600	3	76.800	19.200	4.800	1.200
14.745000	6	38.400	9.600	2.400	0.600
	С	19.200	4.800	1.200	0.300

Note 1: Transfer rates in I/O interface mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc and the system clock is the prescaler clock input.

Unit (kbps

					Offit (Kbps)
fc TA0REG	12.288 MHz	12 MHz	9.8304 MHz	8 MHz	6.144 MHz
1H	96		76.8	62.5	48
2H	48		38.4	31.25	24
3H	32	31.25			16
4H	24		19.2		12
5H	19.2				9.6
8H	12		9.6		6
AH	9.6				4.8
10H	6		4.8		3
14H	4.8				2.4

Method for calculating the transfer rate (when TMRA0 is used):

$$\frac{\text{Clock frequency determined by SYSCR0}}{\text{TA0REG} \times 8 \times 16} \\ \text{(when TMRA0 (input clock ϕT1) is used)}$$

Note 1: The TMRA0 match detect signal cannot be used as the transfer clock in I/O interface mode.

Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc and the system clock is the prescaler clock input.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

• In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SCOCR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SCOCR<SCLKS> register to generate the basic clock.

• In UART mode

The SC0MOD0<SC1:0> setting determines whether the baud rate generator clock, the internal system clock fsys, the match detect signal from timer TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times - on the 7th, 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

(5) Receiving control

In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the RXDO signal is sampled on the rising edge of the shift clock which is output on the SCLKO pin.

In SCLK input mode with the setting SC0CR<IOC> = 1, the RXD0 signal is sampled on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

In UART mode

The receiving control block has a circuit which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated. The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU has finished reading the contents of receiving buffer 2 (SC0BUF), more data can be received and stored in receiving buffer 1. However, if receiving buffer 2 (SC0BUF) has not been read completely before all the bits of the next data item are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SCOCR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wake-up function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

(7) Transmission counter

The transmission counter is a 4-bit binary counter which is used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.



Figure 3.10.4 Generation of the Transmission Clock

(8) Transmission controller

• In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising edge of the shift clock which is output on the SCLK0 pin.

In SCLK input mode with the setting SC0CR<IOC> = 1, the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

• In UART mode

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

Handshake function

Serial channels 0 and 1 each have a $\overline{\text{CTS}}$ pin. Use of this pin allows data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake functions is enabled or disabled by the SC0MOD0<CTSE> setting.

When the $\overline{\text{CTS}}$ pin foes high on completion of the current data send, data transmission is halted until the $\overline{\text{CTS}}$ pin foes low again. However, the INTTX0 interrupt is generated, it requests the next data send to the CPU. The next data is written in the transmission buffer and data sending is halted.

Although there is no \overline{RTS} pin, a handshake function can easily be configured by assigning any port to perform the \overline{RTS} function. The RTS should be output high to request send data halt after data receive is completed by software in the RXD interrupt routine.





Figure 3.10.5 Handshake Function



Note 1: If the CTS signal goes high during transmission, no more data will be sent after completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the $\overline{\text{CTS}}$ signal has fallen.

Figure 3.10.6 CTS (Clear to Send) Timing

(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU, in order one bit at a time starting with the least significant bit (LSB) and finishing with the most significant bit (MSB). When all the bits have been shifted out, the empty transmission buffer generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-bit UART mode or in SC0MOD0<TB8> in 8-bit UART mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> in 7-bit UART mode or with SC0CR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SC0CR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

Following show over run generating process flow example.

(Receiving interrupts routine)

- (1) Read receiving buffer
- (2) Read error flag
- (3) If<OERR> = "1"

Then

- A) Set receiving enable write "0" to <RXE>
- B) Wait the end of now frame
- C) Read receiving buffer
- D) Read error flag
- E) Set receiving enable write "1" to <RXE>
- F) Request transmission again
- (4) Other process

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a framing error is generated.

(12) Timing generation

a. In UART mode

Receiving

Mode	9-bit (Note)	8-bit + Parity (Note)	8-bit, 7-bit + Parity, 7-bit
Interrupt timing	Center of last bit (bit 8)	Center of last bit (parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	ı	Center of last bit (parity bit)	←
Overrun error timing	Center of last bit (bit 8)	Center of last bit (parity bit)	Center of stop bit

Note: In 9-bit mode and 8-bit + parity mode, interrupts coincide with the ninth bit pulse.

Thus, when servicing the interrupt, it is necessary to allow a 1-bit period to elapse (so that the stop bit can be transferred) in order to allow proper framing error checking.

Transmitting

Mode	9-bit	8-bit + Parity	8-bit, 7-bit + Parity, 7-bit
Interrupt timing	Just before stop bit is transmitted	+	-

b. I/O interface

Transmission interrupt timing	SCLK output mode	Immediately after rise of last SCLK signal. (See Figure 3.10.19)
	SCLK input mode	Immediately after rise of last SCLK signal Rising mode, or immediately after fall in Falling mode. (See Figure 3.10.20)
Receiving	SCLK output mode	Timing used to transfer received to data Receive buffer 2 (SC0BUF) (e.g. immediately after last SCLK). (See Figure 3.10.21)
interrupt timing	SCLK input mode	Timing used to transfer received data to Receive buffer 2 (SC0BUF) (e.g. immediately after last SCLK). (See Figure 3.10.22)

3.10.3 SFRs

7 5 2 6 4 3 1 0 TB8 WU SC0 SC0MOD0 **CTSE RXE** SM1 SM0 SC1 Bit symbol (0202H) Read/Write R/W After reset 0 0 0 0 0 Function Serial transmission clock Transfer Hand shake Receive Wake up Serial transmission mode data bit 8 0: CTS function function (UART) 00: I/O interface mode disable 0: Receive 0: Disable 00: TMRA0 trigger 01: 7-bit UART mode disable 1: CTS 1: Enable 01: Baud rate generator 10: 8-bit UART mode enable 1: Receive 10: Internal clock f_{SYS} 11: 9-bit UART mode enable 11: External clcok (SCLK0 input) Serial transmission clock source (UART) 00 Timer TMRA0 match detect signal 01 Baud rate generator 10 Internal clock fSYS External clock (SCLK0 input) Note: The clock selection for the I/O interface mode is controlled by the serial bontrol register (SC0CR). Serial transmission mode 00 I/O interface mode 01 7-bit mode **UART** 8-bit mode 10 9-bit mode 11 ➤ Wake-up function 9-bit UART Other modes Interrupt generated when 0 data is received Don't care Interrupt generated only when RB8 = 1 ➤ Receiving function Receive disabled Receive enabled ➤ Handshake function (CTS pin) enable Disabled (always transferable) Enabled 1 Transmission data bit 8

Figure 3.10.7 Serial Mode Control Register (Channel 0, SC0MOD0)





Figure 3.10.8 Serial Mode Control Register (Channel 1, SC1MOD0)


7 6 5 4 3 2 1 0 SC0CR Bit symbol RB8 **EVEN** PΕ **OERR** PERR **FERR SCLKS** IOC (0201H) Read/Write R R/W R (cleared to 0 when read) R/W After reset 0 0 0 0 0 0 0 0 Function 0: SCLK0 Received Parity Parity 0: Baud rate 1: Error data bit 8 0: Odd addition generator 1: SCLK0 1: Even 0: Disable 1; SCLKQ pin input 1: Enable Overrun Parity Framing → I/O interface input clock selection



Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.


Figure 3.10.9 Serial Control Register (Channel 0, SC0CR)

SC1CR (0209H)




Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.

Figure 3.10.10 Serial Control Register (Channel 1, SC1CR)



- Note 1: The baud rate generator can be set 1 when UART mode and disable + (16 K)/16 division function. Don't use in I/O interface mode.
- Note 2: Set BR0CR<BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD<BR0K3:0> when + (16 K)/16 division function is used.
- Note 3: + (16 K)/16 division function is possible to use in only UART mode. Clear BR0CR<BR0ADDE> to 0 and disable N + (16 - K)/16 division function in I/O interface mode.


Figure 3.10.11 Baud Rate Generator Control (Channel 0, BR0CR and BR0ADD)



- Note 1: The baud rate generator can be set 1 when UART mode and disable + (16 K)/16 division function. Don't use in I/O interface mode.
- Note 2: Set BR1CR<BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD<BR1K3 to 0> when + (16 K)/16 division function is used.
- Note 3: + (16 K)/16 division function is possible to use in only UART mode.

 Clear BR1CR<BR1ADDE> to 0 and disable + (16 K)/16 division function in I/O interface mode.

Figure 3.10.12 Baud Rate Generator Control (Channel 1, BR1CR and BR1ADD)




Note: Read-modify-write instruction is prohibited for SC0BUF.

Figure 3.10.13 Serial Transmission/Receiving Buffer Registers (Channel 0 and SC0BUF)

		7	6	5	4	3	2	1	0
SC0MOD1	Bit symbol	12S0	FDPX0						STSEN0
(0205H)	Read/Write	R/W	R/W						W
	After reset	0	0						1
	Function	IDLE2	Duplex						STS0
		0: Stop	0: Half						0: Enable
		1: Run	1: Full						1: Disable

Figure 3.10.14 Serial Mode Control Register 1 (Channel 0 and SC0MOD1)



Note: Read-modify-write instruction is prohibited for SC1BUF.

Figure 3.10.15 Serial Transmission/Receiving Buffer Registers (Channel 1 and SC1BUF)

		7	6	5	4	3	2	1	0
SC1MOD1	Bit symbol	12S1	FDPX1				/		STSEN1
(020DH)	Read/Write	R/W	R/W						W
	After reset	0	0						1
	Function	IDLE2	Duplex						STS1
		0: Stop	0: Half						0: Enable
		1: Run	1: Full						1: Disable

Figure 3.10.16 Serial Mode Control Register 1 (Channel 1 and SC1MOD1)

3.10.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input external synchronous clock SCLK.




Figure 3.10.17 SCLK Output Mode Connection Example




Figure 3.10.18 Example of SCLK Input Mode Connection

a. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the transmission buffer.

When all the data has been output, INTESO<ITX0C> is set to 1, causing an INTTX0 interrupt to be generated.




Figure 3.10.19 Transmitting Operation in I/O Interface Mode (SCLK0 Output Mode) (Channel 0)

In SCLK input mode, 8-bit data is output on the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU.

When all the data has been output, INTESO<ITX0C> is set to 1, causing an INTTX0 interrupt to be generated.




Figure 3.10.20 Transmitting Operation in I/O Interface Mode (SCLK0 Input Mode) (Channel 0)

b. Receiving

In SCLK output mode the synchronous clock is output on the SCLK0 pin and the data is shifted to receiving buffer 1. This is initiated when the receive interrupt flag INTESO<IRX0C> is cleared as the received data is read. When 8-bit data is received, the data is transferred to receiving buffer 2 (SC0BUF) following the timing shown below and INTESO<IRX0C> is set to 1 again, causing an INTRX0 interrupt to be generated.

Setting SC0MOD0<RXE>to 1 initiates SCLK0 output.




Figure 3.10.21 Receiving Operation in I/O Interface Mode (SCLK0 Output Mode) (Channel 0)

In SCLK input mode the data is shifted to receiving buffer 1 when the SCLK input goes active. The SCLK input goes active when the receive interrupt flag INTESO<IRXOC> is cleared as the received data is read. When 8-bit data is received, the data is shifted to receiving buffer 2 (SC0BUF) following the timing shown below and INTESO<IRXOC> is set to 1 again, causing an INTRX0 interrupt to be generated.




Figure 3.10.22 Receiving Operation in I/O Interface Mode (SCLK0 Input Mode) (Channel 0)

Note: The system must be put in the receive enable state (SC0MOD0<RXE> = 1) before data can be received.

c. Transmission and receiving (full duplex mode)

When full duplex mode is used, set the receive interrupt level to 0 and set enable the level of transmit interrupt. Ensure that the program which transmits the interrupt reads the receiving buffer before setting the next transmit data.

The following is an example of this:

Example: Channel 0, SCLK output

 $Baud\ rate = 9600\ bps$ $fc = 14.7456\ MHz$

System clock: High frequency (fc)

Clock gear: 1 (fc)
Prescaler clock: fFPH

Main routine									
	7	6	5	4	3	2	1	0	
INTES0	0	0	0	1	0	0	0	0	
P8CR	-	-	-	-	-	1	0	1	J
P8FC	-	-	Χ	-	_	1	Χ	1	J
SC0MOD0	0	0	0	0	0	0	0	0	
SC0MOD1	1	1	0	0	0	0	0	0	
SC0CR	Х	0	0	Χ	Χ	Χ	0	0	
BR0CR	0	0	1	1	0	0	1	1	
SC0MOD0	0	0	1	0	0	0	0	0	
SC0BUF	*	*	*	*	*	*	*	*	

INTTX0 interrupt routine $Acc \leftarrow SC0BUF$

SC0BUF * * * * * * * *

X: Don't care, -: No change

Set the INTTX0 level to 1.

Set the INTRX0 level to 0.

Set P80, P81 and P82 to function as the TXD0, RXD0 and SCLK0 pins respectively.

Select I/O interface mode.

Select Full duplex mode.

Sclk_out, transmit on negative edge, receive on

positive edge Baud rate = 9600 bps

Enable receiving

Set the transmit data and start.

Read the receiving buffer.


Set the next transmit data.

(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting the serial channel mode register SC0MOD0<SM1:0> field to 01.

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SCOCR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (enabled).

Setting example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to channel 0.



X: Don't care, -: No change

(3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SC0MOD0<SM1:0> to 10. In this mode a parity bit can be added (use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (enabled).

Setting example: When receiving data of the following format, the control registers should be set as described below.



```
* Clock state
         System clock: High frequency (fc)
         Clock gear: 1 (fc)
         Prescaler clock: System clock
Main settings
               7 6 5 4 3 2 1 0
P8CR
                                            Set P81 (RXD0) to input port.
                            - 0 -
SC0MOD0
                    1 0 1 0 0 1
                                            Enable receiving in 8-bit UART mode.
            \leftarrow X 0 1 X X X 0 0
SC0CR
                                            Add even parity.
BR0CR
            \leftarrow 0 0 0 1 0 1 0 1
                                            Set the transfer rate to 9600 bps.
INTES0
                       - X 1 0 0
                                            Enable the INTTX0 interrupt and set it to interrupt level 4.
Interrupt processing
Acc
            ← SC0CR AND 00011100
                                            Check for errors.
            ≠ 0 then ERROR
if Acc
Acc
            ← SC0BUF
                                             Read the received data.
X: Don't care, -: No change
```


(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SC0MOD0<SM1:0> to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is written to SC0MOD0<TB8>. In the case of receiving it is stored in SC0CR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SC0BUF data.

Wake-up function

In 9-bit UART mode, the wake-up function for slave controllers is enabled by setting SC0MOD0<WU> to 1. The interrupt INTRX0 can only be generated when <RB8> = 1.



Note: The TXD pin of each slave controller must be in open-drain output mode.

Figure 3.10.23 Serial Link Using Wake-up Function

Protocol

- a. Select 9-bit UART mode on the master and slave controllers.
- b. Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.

c. The master controller transmits data one frame at a time. Each frame includes an 8-bit select code which identifies a slave controller. The MSB (bit 8) of the data (<TB8>) is set to 1.




- d. Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The controller whose code matches clears its WU bit to 0.
- e. The master controller transmits data to the specified slave controller (the controller whose SC0MOD0<WU> bit has been cleared to 0). The MSB (bit 8) of the data (<TB8>) is cleared to 0.



f. The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSBs (bit 8 or <RB8>) are cleared to 0, disabling INTRX0 interrupts. The slave controller whose WU bit = 0 can also transmit to the master controller. In this way it can signal the master controller that the data transmission from the master controller has been completed.

Setting example: To link two slave controllers serially with the master controller using the internal clock fsys as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 only is used for the purposes of this explanation.

• Setting the master controller

```
Main
                7 6 5 4 3 2 1 0
P8CR
                    _ _ _ 0 1
                                          Set P81 and P80 to function as the RXD0 and TXD0 pins
               - - X - - - X 1
P8FC
                                          respectively.
                                          Enable the INTTX0 interrupt and set it to interrupt level 4.
INTES0
            \leftarrow X 1 0 0 X 1 0 1
                                          Enable the INTRX0 interrupt and set it to interrupt level 5.
SC0MOD0 ← 1 0 1 0 1 1 1 0
                                          Set f<sub>SYS</sub> as the transmission clock for 9-bit UART mode.
SC0BUF
            \leftarrow \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1
                                          Set the select code for slave controller 1.
INTTX0 interrupt
SC0MOD0 ← 0
                                          Clear TB8 to 0.
SC0BUF
                                          Set data for transmission.
```

Setting the slave controller

```
Main
                 7 6 5 4 3 2 1 0
P8CR
                      - - - - 0 1
                                              Select P81 and P80 to function as the RXD0 and TXD0 pins
P8FC
                   - X - - - X 1
                                             respectively (open-drain output).
ODE
                X X X - X X X 1
INTES0
             \leftarrow X 1 0 1 X 1 1 0
                                              Enable INTRX0 and INTTX0.
SC0MOD0
             \leftarrow \ 0 \ \ 0 \ \ 1 \ \ 1 \ \ 1 \ \ 1 \ \ 0
                                             Set <WU> to 1 in 9-bit UART transmission mode using f_{\mbox{\scriptsize SYS}} as
                                              the transfer clock.
INTRX0 interrupt
Acc \leftarrow SC0BUF
if\ Acc = select\ code
then SC0MOD0 \leftarrow - - - 0 - - - -
                                             Clear <WU> to 0.
```

3.11 Analog/Digital Converter

The TMP91C630 incorporates a 10-bit successive approximation-type analog/digital converter (AD converter) with 8-channel analog input.

Figure 3.11.1 is a block diagram of the AD converter. The 8-channel analog input pins (AN0 to AN7) are shared with the input-only port Port A and can thus be used as an input port.

Note: When IDLE2, IDLE1 or STOP mode is selected, so as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.




Figure 3.11.1 Block Diagram of AD Converter

3.11.1 Analog/Digital Converter Registers

The AD converter is controlled by the two AD mode control registers: ADMOD0 and ADMOD1. The eight AD conversion data upper and lower registers (ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L) store the results of AD conversion.

Figure 3.11.2 to Figure 3.12.5 shows the registers related to the AD converter.




Figure 3.11.2 AD Converter Related Register




Figure 3.11.3 AD Converter Related Register

AD Conversion Data Low Register 0/4

5 2 0 ADREG04L Bit symbol ADR01 ADR00 ADR0RF (02A0H) Read/Write R R After reset Undefined 0 Function Stores lower 2 bits of AD conversion conversion result data storage 1:Conversion result stored

AD Conversion Data Upper Register 0/4

ADREG04H (02A1H)

		7	6	5	4	3	2	1	0				
Н	Bit symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02				
	Read/Write		R										
	After reset		Undefined										
1	Function		Stores upper eight bits AD conversion result.										

AD Conversion Data Lower Register 1/5

ADREG15L (02A2H)


		7	6	5	4	3	2	1	0
L	Bit symbol	ADR11	ADR10						ADR1RF
	Read/Write	F	₹						R
	After reset	Unde	fined						0
	Function	Stores lower conversion re							AD conversion result flag 1:Conversion result stored

AD Conversion Data Upper Register 1/5

ADREG15H (02A3H)

L		7	6	5	4	3	2	1	0			
Н	Bit symbol	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12			
ſ	Read/Write		R									
ſ	After reset		Undefined									
	Function		Stores upper eight bits AD conversion result.									

Channel x conversion result



- Bits 5 to 1 are always read as 1.
- Bit 0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.11.4 AD Converter Related Registers

AD Conversion Result Lower Register 2/6

ADREG26L (02A4H)

	7	6	5	4	3	2	1	0
Bit symbol	ADR21	ADR20						ADR2RF
Read/Write	F	٦						R
After reset	Unde	efined						0
Function	Stores lower conversion r	2 bits of AD esult.						AD conversion data storage flag 1:Conversion result stored

AD Conversion Data Upper Register 2/6

ADREG26H (02A5H)

	7	6	5	4	3	2	1	0				
H Bit symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22				
Read/Write		R										
After reset		Undefined										
Function		Stores upper eight bits of AD conversion result.										

AD Conversion Data Lower Register 3/7

ADREG37H (02A6H)


	7	6	5	4	3	2	1	0
H Bit symbol	ADR31	ADR30						ADR3RF
Read/Write	I	₹						R
After reset	Unde	Undefined						0
Function		Stores lower 2 bits of AD conversion result						AD data storage 1:Conversion result stored

AD Conversion Result Upper Register 3/7

ADREG37H (02A7H)

	7	6	5	4	3	2	1	0			
Bit symbol	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32			
Read/Write		R									
After reset		Undefined									
Function	Stores upper eight bits of AD conversion result.										

Channel x conversion result



- Bits 5 to 1 are always read as 1.
- Bit 0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.11.5 AD Converter Related Registers

3.11.2 Description of Operation

(1) Analog reference voltage

A high-level analog reference voltage is applied to the VREFH pin; a low-level analog reference voltage is applied to the VREFL pin. To perform AD conversion, the reference voltage, the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, program a 0 to ADMOD1<VREFON> in AD mode control register 1. To start AD conversion in the OFF state, first write a 1 to ADMOD1<VREFON>, wait for 3 µs until the internal reference voltage stabilizes (this is not related to fc), then set ADMOD0<ADS> to 1.

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter

- In analog input channel fixed mode (ADMODO<SCAN> = 0)
 Setting ADMOD1<ADCH2:0> selects one of the input pins AN0 to AN7 as the input channel.
- In analog input channel scan mode (ADMOD0<SCAN> = 1)
 Setting ADMOD1<ADCH2:0> selects one of the four scan modes.

Table 3.11.1 illustrates analog input channel selection in each operation mode.

On a reset, ADMOD0<SCAN> is set to 0 and ADMOD1<ADCH2:0> is initialized to 000. Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

<adch2:0></adch2:0>	Channel Fixed <scan> = 0</scan>	Channel Scan <scan> = 1</scan>
000	AN0	AN0
001	AN1	AN0 → AN1
010	AN2	$AN0 \rightarrow AN1 \rightarrow AN2$
011	AN3	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
100	AN4	AN4
101	AN5	AN4 → AN5
110	AN6	$AN4 \rightarrow AN5 \rightarrow AN6$
111	AN7	$AN4 \to AN5 \to AN6 \to AN7$

Table 3.11.1 Analog Input Channel Selection

(3) Starting AD conversion

To start AD conversion, write a 1 to ADMOD0<ADS> in AD mode control register 0 or ADMOD1<ADTRGE> in AD mode control register 1, pull the $\overline{\text{ADTRG}}$ pin input from high to low. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to 1, indicating that AD conversion is in progress.

Writing a 1 to ADMOD0<ADS> during AD conversion restarts conversion. At that time, to determine whether the AD conversion results have been preserved, check the value of the conversion data storage flag ADREGxxL<ADRxRF>.

During AD conversion, a falling edge input on the ADTRG pin will be ignored.

91C630-145

(4) AD conversion modes and the AD conversion end interrupt

The four AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Chanel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPET> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD coversion triggers an INTAD AD conversion end interrupt request. Also, ADMOD0<EOCF> will be set to 1 to indicate that AD conversion has been completed.

a. Channel fixed single conversion mode

Setting ADMOD0<REPET> and ADMOD0<SCAN> to 00 selects conversion channel fixed single conversion mode.

In this mode data on one specified channel is converted once only. When the conversion has been completed, the ADMOD0<EOCF> flag is set to 1, ADMOD0<ADBF> is cleared to 0, and an INTAD interrupt request is generated.

b. Channel scan single conversion mode

Setting ADMOD0<REPET> and ADMOD0<SCAN> to 01 selects conversion channel scan single conversion mode.

In this mode data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to 1, ADMOD0<ADBF> is cleared to 0, and an INTAD interrupt request is generated.

c. Channel fixed repeat conversion mode

Setting ADMOD0<REPET> and ADMOD0<SCAN> to 10 selects conversion channel fixed repeat conversion mode.

In this mode data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to 1 and ADMOD0<ADBF> is not cleared to 0 but held at 1. INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Setting <ITM0> to 0 generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to 1 generates an interrupt request on completion of every fourth conversion.

d. Channel scan repeat conversion mode

Setting ADMOD0<REPET> and ADMOD0<SCAN> to 11 selects conversion channel scan repeat conversion mode.

In this mode data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to 1 and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to 0 but held at 1.

To stop conversion in a repeat conversion mode (i.e. in cases c and d), write a 0 to ADMOD0<REPET>. After the current conversion has been completed, the repeat conversion mode terminates and ADMOD0<ADBF> is cleared to 0.

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to 0, IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (i.e. in cases c and d), when the halt is released, conversion restarts from the beginning. In single conversion modes (i.e. in cases a and b), conversion does not restart when the halt is released (the converter remains stopped).

Table 3.11.2 shows the relationship between the AD conversion modes and interrupt requests.

Mode	Interrupt Poquest Congretion	ADMOD0				
Mode	Interrupt Request Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>		
Channel fixed single conversion mode	After completion of conversion	X	0	0		
Channel scan single conversion mode	After completion of scan conversion	X	0	1		
Channel fixed repeat	Every conversion	0	1	0		
conversion mode	Every forth conversion	1	ı	U		
Channel scan repeat conversion mode	.		1	1		

Table 3.11.2 Relationship Between AD Conversion Modes and Interrupt Requests

X: Don't care

(5) AD conversion time

84 states (4.66 μ s at fFPH = 36 MHz) are required for the AD conversion of one channel.

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG04H/L to ADREG37H/L) store the results of AD conversion. (ADREG04H/L to ADRG37H/L are read-only registers.)

In channel fixed repeat conversion mode (ADMODO<ITMO> = "1"), the conversion results are stored successively in registers ADREG04H/L to ADRG37H/L. In other modes the AN0 and AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7 conversion results are stored in ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L respectively.

Table 3.11.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

	AD Conversion	Result Register
Analog Input Channel (Port A)	Conversion Modes Other than at Right	Channel Fixed Repeat Conversion Mode (Every 4 th conversion)
AN0	ADREG04H/L	
AN4		ADREG04H/L ←
AN1	ADREG15H/L	↓ ADREG15H/L
AN5		ADREGISH/L
AN2	ADREG26H/L	ADREG26H/L
AN6		↓
AN3	ADREG37H/L	ADREG37H/L
AN7		

Table 3.11.3 Correspondence Between Analog Input Channels and AD Conversion Result Registers

<ADRxRF>, bit 0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to 1. When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to 0.

Reading the AD conversion result also clears the AD conversion end flag ADMOD0 <EOCF> to 0.

Setting example:

a. Convert the analog input voltage on the AN3 pin and write the result, to memory address 0800H using the AD interrupt (INTAD) processing routine.

Main routine: 7 6 5 4 3 2 1 0 INTE0AD ← X 1 0 0 - -Enable INTAD and set it to interrupt level 4. ADMOD1 ← 1 1 X X 0 0 1 1 Set pin AN3 to be the analog input channel. ADMOD0 ← X X 0 0 0 0 0 1 Start conversion in Channel fixed single conversion mode. Interrupt routine processing example: WA Read value of ADREG37L and ADREG37H into 16-bit ← ADREG37 general-purpose register WA. WA > > 6 Shift contents read into WA six times to right and zero-fill upper (H0080)← WA Write contents of WA to memory address 0800H.

b. This example repeatedly converts the analog input voltages on the three pins AN0, AN1 and AN2, using channel scan repeat conversion mode.

3.12 Watchdog Timer (Runaway Detection Timer)

The TMP91C630 features a watchdog timer for detecting runaway.

The watchdog timer (WDT) is used to return the CPU to normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

3.12.1 Configuration

Figure 3.12.1 is a block diagram of he watchdog timer (WDT).




Figure 3.12.1 Block Diagram of Watchdog Timer

Note: The watchdog timer cannot operate by disturbance noise in some case.

Take care when design the device.

The watchdog timer consists of a 22-stage binary counter which uses the system clock (fsys) as the input clock. The binary counter can output fsys/ 2^{15} , fsys/ 2^{17} , fsys/ 2^{19} and fsys/ 2^{21} . Selecting one of the outputs using WDMOD<WDTP1:0> generates a Watchdog interrupt and outputs watchdog timer out when an overflow occurs.




Figure 3.12.2 Normal Mode

The runaway detection result can also be connected to the reset pin internally. In this case, the reset time will be between 22 and 29 states as shown in Figure 3.12.3.




Figure 3.12.3 Reset Mode

3.12.2 Control Registers

The watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
 - a. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. On a reset this register is initialized to WDMOD <WDTP1:0> = 00.

The detection times for WDT are shown in Figure 3.12.4.

b. Watchdog timer enable/disable control register <WDTE>

On a reset WDMOD<WDTE> is initialized to 1, enabling the watchdog timer. To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to 1.

c. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR>is initialized to 0 on a reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

Enable control

Set WDMOD<WDTE> to 1.

• Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

```
WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).
```




Figure 3.12.4 Watchdog Timer Mode Register




Figure 3.12.5 Watchdog Timer Control Register

3.12.3 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1:0> has elapsed. The watchdog timer must be zero-cleared in software before an INTWD interrupt will be generated. If the CPU malfunctions (i.e. if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an anti-mulfunction program. By connecting the watchdog timer out pin to a peripheral device's reset input, the occurrence of a CPU malfunction can also be relayed to other devices.

The watch dog timer works immediately after reset.

The watchdog timer does not operate in IDLE1 or STOP mode, as the binary counter continues counting during bus release (When BUSAK goes Low).

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.

```
Example: a. Clear the binary counter.
```

```
WDCR ← 0 1 0 0 1 1 1 0 Write the clear code (4EH).
```

b. Set the watchdog timer detection time to 217/fsys.

```
WDMOD \leftarrow 1 \ 0 \ 1 \ 0 \ 0 \ - \ 0
```

c. Disable the watchdog timer.

3.13 Multi-Vector Control

(1) Outline

By rewriting the value of multi-vector control register (MVEC0 and MVEC1), a vector table is arbitrarily movable.


(2) Control register

The amount of 228 bytes become an interruption vector area from the value set as vector control register (MVEC0 and MVEC1).

Vector Control Register Composition

		7	6	5	4	3	2	1	0		
	Bit symbol	VEC7	VEC6	VEC5	VEC4	VEC3	VEC2	VEC1	VEC0		
(00AEH)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	After reset	1	1	1	1	1	1	1	1		
	Function		Vector address A15 to A8								

		7	6	5	4	3	2	1	0		
	Bit symbol	VEC15	VEC14	VEC13	VEC12	VEC11	VEC10	VEC9	VEC8		
(00AFH)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	After reset	1	1	1	1	1	1	1	1		
	Function		Vector address A23 to A16								



Note: Write MVEC1 and MVEC0 after Making an Interruption Prohibition State.

3.14 Multi-Boot Mode

(1) Outline

The TMP91C630 has multi-boot mode available as an on-board programming operation mode. When in multi-boot mode, the boot ROM is mapped into memory space. This boot ROM is a mask ROM that contains a program to rewrite the flash memory on-board.

Rewriting is accomplished by connecting the TMP91C630's SIO and the programming tool (controller) and then sending commands from the controller to the target board.

The boot program included in the boot ROM only has the function of a loader for transferring program data from an external source into the device's internal RAM.

Rewriting can be performed by UART. From 1000H to 105FH in device's internal RAM is work area of boot program. Don't transfer program data in this work area.

Figure 3.14.1 shows an example of how to connect the programming controller and the target board. (When ROM has 16-bit data bus.)




Figure 3.14.1 Example for Connecting Units for On-Board Programming

(2) Mode setting

To execute on-board programming, start the TMP91C630 in multi-boot mode. Settings necessary to start up in multi-boot mode are shown below.



(3) Memory map

Figure 3.14.2 shows memory maps for multi-chip and multi-boot modes. When start up in multi-boot mode, internal boot ROM is mapped in FFF800H address, the boot program starts up.

When start up in multi-chip mode, internal boot ROM is mapped in 1F800H address, it can be made to operate arbitrarily by the user. Program starting address is 1F800H.




Figure 3.14.2 TMP91C630 Memory Map

(4) SIO interface specifications

The following shows the SIO communication format in multi-boot mode.

Before on-board programming can be executed, the communication format on the programming controller side must also be set up in the same way as for the TMP91C630.

Note that although the default baud rate is 9600 bps, it can be changed to other values as shown in Table 3.14.3.

Serial transfer mode: UART (asynchronous communication) mode, full-duplex communication

Data length: 8 bits Parity bit: None STOP bit: 1 bit

Handshake: Micro-controller (P83) → Programming controller

Baud rate (default): 9600 bps

(5) SIO data transfer format

Table 3.14.1 through Table 3.14.6 show supported frequencies, data transfer format, baud rate modification commands, operation commands, version management information, and frequency measurement result with data store location, respectively.

Also refer to the description of boot program operation in the latter pages of this manual as you read these tables.

Table 3.14.1 Supported Frequencies

16.000 MHz	20.000 MHz	22.579 MHz	25.000 MHz	32.000 MHz	33.868 MHz	36.000 MHz

Table 3.14.2 Transfer Format

	Number of Bytes Transferred	Transfer Data from Controller to TMP91C630	Baud Rate	Transfer Data from TMP91C630 to Controller
Boot ROM	1st byte	Matching data (5AH)	9600 bps	(Frequency measurement and baud rate auto set)
	2nd byte	_	9600 bps	OK: Echoback data (5AH)
				NG: Nothing transmitted
	3rd byte	_	9600 bps	Version management information
	:			(See Table 3.14.5)
	6th byte			
	7th byte	_	9600 bps	Frequency information (See Table 3.14.6)
	8th byte	Baud rate modification command	9600 bps	_
	9th byte	(See Table 3.14.3)	9600 bps	OK: Echoback data
		_		NG: Error code X 3
	10th byte	User program	Changed new baud rate	NG: Operation stop by checksum error
	:	Extended Intel Hex format(binary)		
	n'th -4 byte			
	n'th -3 byte	_	Changed new baud rate	OK:SUM(High)
				(See (6) (iii) Notes on SUM)
	n'th -2 byte	1	Changed new baud rate	OK:SUM(Low)
	n'th -1 byte	User program start command (C0H)	Changed new baud rate	_
		(See Table 3.14.4)	Changed new baud rate	OK: Echoback data (C0H)
	n'th byte	_		NG: Error code X 3
RAM	-	JUMP to user program start address		

Note: Error code X 3 means sending an error code three times. Example, when error code is 62H, TMP91C630 sends 62H three times. About error code, see (6)(ii) Error Code.

Table 3.14.3 Baud Fate Modification Command

Baud rate (bps)	9600	19200	38400	57600	115200
Modification command	28H	18H	07H	06H	03H

Table 3.14.4 Operation Command

Operation command	Operation
C0H	Start user program

Table 3.14.5 Version Management Information

Version information	ASCII code
FRM1	46H, 52H, 4DH, 31H

Table 3.14.6 Frequency Measurement Result Data

Frequency of resonator (MHz)	16.000	20.000	22.579	25.000	32.000	33.868	36.000
1000H (RAM store address)	00H	01H	02H	03H	04H	05H	06H

(6) Description of SIO boot program operation

When you start the TMP91C630 in multi-boot mode, the boot program starts up. The boot program provides the RAM loader function described below.

RAM loader

The RAM loader transfers the data sent from the controller in extended Intel Hex format into the internal RAM. When the transfer has terminated normally, the RAM loader calculates the SUM and sends the result to the controller before it starts executing the user program. The execution start address is the first address received. This RAM loader function provides the user's own way to control on-board programming.

To execute on-board programming in the user program, you need to use the flash memory command sequence to be connected. (Must be matched to the flash memory addresses in multi-boot mode).

a. Operational procedure of RAM loader

- Connect the serial cable. Make sure to perform connection before resetting the microcontroller.
- 2. Set the BOOT pin to "Boot" and reset the micro-controller.
- 3. The receive data in the 1st byte is the matching data. When the boot program starts in multi-boot mode, it goes to a state in which it waits for the matching data to receive. Upon receiving the matching data, it automatically adjusts the serial channels' initial baud rate to 9600 bps. The matching data is 5AH.
- 4. The 2nd byte is used to echo back 5AH to the controller upon completion of the automatic baud rate setting in the first byte. If the device fails in automatic baud rate setting, it goes to an idle state.
- 5. The 3rd byte through 6th byte are used to send the version management information of the boot program in ASCII code. The controller should check that the correct version of the boot program is used.

- The 7th byte is used to send information of the measured frequency.
 The controller should check that the frequency of the resonator is measured correctly.
- 7. The receive data in the 8th byte is the baud rate modification data. The five kinds of baud rate modification data shown in Table 3.14.3 are available. Even when you do not change the baud rate, be sure to send the initial baud rate data (28H;9600 bps). Baud rate modification becomes effective after the echoback transmission is completed.
- 8. The 9th byte is used to echo back the received data to the controller when the data received in the 8th byte is one of the baud rate modification data corresponding to the device's operating frequency. Then the baud rate is changed. If the received baud rate data does not correspond to the device's operating frequency, the device goes to an idle state after sending 3 bytes of baud rate modification error code (62H).
- 9. The receive data in the 10th byte through n'th 4 byte is received as binary data in Extended Intel Hex format. No received data is echoed back to the controller. The RAM loader processing routine ignores the received data until it receives the start mark (3AH for ":") in extended Intel Hex format. Nor does it send error code to the controller. After receiving the start mark, the routine receives a range of data from the data length to checksum and writes the received data to the specified RAM addresses successively.
 - After receiving one record of data from start mark to checksum, the routine goes to a start mark waiting state again.
 - If a receive error or checksum error of extended hex format occurs, the device goes to an idle state without returning error code to the controller.
 - Because the RAM loader processing routine executes a SUM calculation routine upon detecting the end record, the controller should be placed in a SUM waiting state after sending the end record to the device.
- 10. The n'th 3 byte and the n'th 2 byte are the SUM value that is sent to the controller in order of upper byte and lower byte. For details on how to calculate the SUM, refer to "Notes on SUM" in the latter page of this manual. The SUM calculation is performed only when no write error, receive error, or extended Intel Hex format error has been encountered after detecting the end record. Soon after calculation of SUM, the device sends the SUM data to the controller. The controller should determine whether writing to the RAM has terminated normally depending on whether the SUM value is received after sending the end record to the device.
- 11. After sending the SUM, the device goes to a state waiting for the user program start code. If the SUM value is correct, the controller should send the user program start command to the n'th 1 byte. The user program start command is COH.
- 12. The n'th byte is used to echo back the user program start code to the controller. After sending the echoback to the controller, the stack pointer is set to 105FH and the boot program jumps to the first address that is received as data in extended Intel Hex format.
- 13. If the user program start code is wrong or a receive error occurs, the device goes to an idle state after returning three bytes of error code to the controller.

b. Error code

The boot program sends the processing status to the controller using various code. The error code is listed in the table below.

Table 3.14.7 Error Code

Error code	Meaning of error code			
62H	Baud rate modification error occurred.			
64H Operation command error occurred.				
A1H Framing error in received data occurred.				
A3H	Overrun error in received data occurred.			

^{*1:} When a receive error occurs when receiving the user program, the device does not send the error code to the controller.

c. Notes on SUM

1. Calculation method

SUM consists of byte + byte..... + byte, the sum of which is returned in word as the result. Namely, data is read out in byte and sum of which is calculated, with the result returned in word.

Example:

A1H
B2H
СЗН
D4H

If the data to be calculated consists of the four bytes shown to the left, SUM of the data is:

A1H + B2H + C3H + D4H = 02EAH SUM (HIGH) = 02H SUM (LOW) = EAH

2. Calculation data

The data from which SUM is calculated is the RAM data from the first address received to the last address received.

The received RAM write data is not the only data to be calculated for SUM. Even when the received addresses are noncontiguous and there are some unwritten areas, data in the entire memory area is calculated. The user program should not contain unwritten gaps.


d. Notes on extended Intel Hex format (binary)

- 1. After receiving the checksum of a record, the device waits for the start mark (3AH for ":") of the next record. Therefore, the device ignores all data received between records during that time unless the data is 3AH.
- 2. Make sure that once the controller program has finished sending the checksum of the end record, it does not send anything and waits for two byes of data to be received (upper and lower bytes of SUM). This is because after receiving the checksum of the end record, the boot program calculates the SUM and returns the calculated SUM in two bytes to the controller.
- 3. It becomes the cause of incorrect operation to write to areas out of device's internal RAM. Therefore, when an extended record is transmitted, be sure to set a paragraph address to 0000H.
- 4. Always make sure the first record type is an extended record. Because the initial value of the address pointer is 00H.

^{*2:} After sending the error code, the device goes to an idle state.

5. Transmit a user program not by the ASCII code but by binary. However, start mark ":" is 3AH (ASCII code).

Example: Transmit data in the case of writing in 16 bytes data from address 1060H



e. Error when receiving user program

If the following errors occur in extended Intel Hex format when receiving the user program, the device goes to an idle state.

- When the record type is not 00H, 01H, 02H
- When a checksum error occurs
- f. Error between frequency measurement and baud rate

The boot program measures the resonator frequency when receiving matching data. If an error is under 3%, the boot program decides on that frequency. Since there is an overlap between the margin of 3% for 32.000 MHz and 33.868 MHz, the boundary is set at the intermediate value between the two. The baud rate is set based on the measured frequency. Each baud rate includes a set error shown in Table 3.14.8. For example, in the case of 20.000 MHz and 9600 bps, the baud rate is actually set at 9615.38 bps with an error of 0.2%. To establish communication, the sum of the baud rate set error shown in Table 3.14.8 and the frequency error need to be under 3%.

	Table 6.14.0 Get Effor of Each Bada Nate (70)									
	9600 bps	19200 bps	38400 bps	57600 bps	115200 bps					
16.000 MHz	0.2	0.2	0.2	-0.6	-0.8					
20.000 MHz	0.2	0.2	0.2	-0.2	0.9					
22.579 MHz	0	0.7	0	0	0					
25.000 MHz	-0.2	0.5	-0.1	0.5	0.5					
32.000 MHz	0.1	0.2	0.2	0	0.6					
33.868 MHz	0.2	0.2	0.2	0	0.7					
36.000 MHz	0.2	0.2	-0.7	0.2	0.2					

Table 3.14.8 Set Error of Each Baud Rate (%)

(7) Ports setup of the boot program

Only ports shown in Table 3.14.9 are set up in the boot program. At the time of boot program use, be careful of the influence on a user system. Do not use $\overline{\text{CSO}}$ space and P60 in the system which uses the boot program.

Other ports are not setting up, and are the reset state or the state of boot program starting.

Table 3.14.9 Ports Setting List

Ports	Function	Input/Output	High/Low	Notes
P60	CS0	Output	_	CS0 space is 20000H to 201FFH
P61	Port	Output	_	
P62	Port	Output	High	
P63	Port	Output	_	
P80	Port	Input	High	Not open drain port.
				This port becomes TXD0 after matching data reception.
P81	RXD0	Input	High	
P82	Port	Input	_	
P83	Port	Input	Low	This port is set as the output and becomes RTS0 after matching data reception.
P84	Port	Input	_	
P85	Port	Input	_	
P86	Port	Input	_	
P87	Port	Input	-	

^{-:} Un-setting up

(8) Setting method of microcontroller peripherals

Although P83 has the $\overline{\text{RTS0}}$ function, it is initially in a high impedance state and not set as $\overline{\text{RTS0}}$. To establish serial communication, attach a pull-down resistor to P83.

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power supply voltage	Vcc	-0.5 to 4.0	V
Input voltage	VIN	-0.5 to Vcc + 0.5	V
Output current (per pin)	IOL	2	mA
Output current (per pin)	IOH	-2	mA
Output current (total)	ΣΙΟL	80	mA
Output current (total)	ΣΙΟΗ	-80	mA
Power dissipation (Ta = 85°C)	PD	600	mW
Soldering temperature (10 s)	TSOLDER	260	°C
Storage temperature	TSTG	-65 to 150	°C
Operating temperature	TOPR	-40 to 85	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

4.2 DC Characteristics (1/2)

	Parameter	Symbol	Condition	Min	Typ. (Note)	Max	Unit
	Power supply voltage (AVCC = DVCC) (AVSS = DVSS = 0 V)	Vcc	fc = 10 MHz to 36 MHz	2.7		3.6	V
	D0 to D7, P10 to P17 (D8 to D15)	V _{IL}	Vcc = 2.7 V to 3.6 V			0.6	
<u>e</u>	The other ports	V _{IL1}	Vcc = 2.7 V to 3.6 V			0.3 Vcc	
Input low voltage	RESET, NMI, BOOT P56 (INT0), P70 (INT1) P72 (INT2), P73 (INT3) P75 (INT4), P90 (INT5)	V_{IL2}	Vcc = 2.7 V to 3.6 V	-0.3		0.25 Vcc	
	AM0, AM1	V _{IL3}	Vcc = 2.7 V to 3.6 V			0.3	
	X1	V_{IL4}	Vcc = 2.7 V to 3.6 V			0.2 Vcc	
	D0 to D7, P10 to P17 (D8 to D15)	V_{IH}	Vcc = 2.7 V to 3.6 V	2.0			V
age	The other ports	V _{IH1}	Vcc = 2.7 V to 3.6 V	0.7 Vcc			
nput high voltage	RESET, NMI, BOOT P56 (INT0), P70 (INT1) P72 (INT2), P73 (INT3) P75 (INT4), P90 (INT5)	V _{IH2}	Vcc = 2.7 V to 3.6 V	0.75 Vcc		Vcc + 0.3	
-	AM0, AM1	V _{IH3}	Vcc = 2.7 V to 3.6 V	Vcc - 0.3			
	X1	V _{IH4}	Vcc = 2.7 V to 3.6 V	0.8 Vcc			
0	utput low voltage	V_{OL}	IOL = 1.6 mA			0.45	V
0	utput high voltage	V_{OH}	IOH = -400 μA	2.4			V

Note: Typical measurement Condition is Ta = 25°C, Vcc = 3.0 V unless otherwise noted.

DC Characteristics (2/2)

Parameter	Symbol	Min	Typ. (Note 1)	Max	Condition	Unit
Input leakage current	ILI		0.02	±5	0.0 ≤ VIN ≤ Vcc	
Output leakage current	ILO		0.05	±10	$0.2 \le V_{\text{IN}} \le V_{\text{CC}} - 0.2$	- μΑ
Power down voltage (at STOP, RAM back-up)	VSTOP	2.0		3.6	$V_{IL2} = 0.2 \text{ Vcc},$ $V_{IH2} = 0.8 \text{ Vcc}$	٧
RESET pull-up resistor	RRST	80		400	Vcc = 2.7 V to 3.6 V	kΩ
BOOT pull-up resistor	RBT	80		400	Vcc = 2.7 V to 3.6 V	kΩ
Pin capacitance	CIO			10	fc = 1 MHz	pF
Schmitt width RESET, NMI, BOOT, INT0 to 5	VTH	0.4	1.0		Vcc = 2.7 V to 3.6 V	٧
Programmable pull-up resistor	RKH	80		400	Vcc = 2.7 V to 3.6 V	kΩ
NORMAL (Note 2): (Note 3)			17	25	Vcc = 2.7 V to 3.6 V	
IDLE2 (Note 3)] .]		4	8	fc = 36 MHz	mA
IDLE1 (Note 3)	Icc		1.5	3.5	TO - 30 IVITIZ	
STOP			0.1	10	Vcc = 2.7 V to 3.6 V	μА

Note 1: Typical measurement condition is $Ta = 25^{\circ}C$, Vcc = 3.0 V unless otherwise noted.

Note 2: Icc measurement conditions (NORMAL):

All functions operate; output pins are open and input pins are fixed.

Note 3: Power supply current from AVCC pin is included in power supply current (Icc) of DVCC pin.

4.3 AC Characteristics

(1) Vcc = 2.7 to 3.6 V

No.	Parameter	Symbol	Vari	able	f _{FPH} = 3	36 MHz	Unit
110.	rarameter	Cymbol	Min	Max	Min	Max	
1	f _{FPH} period (= x)	t _{FPH}	27.6	100	27.6		ns
2	A0 to A23 vaild $\rightarrow \overline{RD} / \overline{WR}$ fall	t _{AC}	x – 26		1.6		ns
3	$\overline{\text{RD}} \text{ rise} \rightarrow \text{A0 to A23 hold}$	t _{CAR}	0.5x - 13.8		0.0		ns
4	$\overline{\text{WR}} \text{ rise} \rightarrow \text{A0 to A23 hold}$	t _{CAW}	x – 13		14.6		ns
5	A0 to A23 valid \rightarrow D0 to D15 input	t _{AD}		3.5x - 40		56.6	ns
6	\overline{RD} fall \rightarrow D0 to D15 input	t _{RD}		2.5x - 34		35.0	ns
7	RD low width	t _{RR}	2.5x - 25		44.0		ns
8	$\overline{\text{RD}}$ rise \rightarrow D0 to D15 hold	t _{HR}	0		0		ns
9	WR low width	t _{WW}	2.0x - 25		30.2		ns
10	D0 to D15 valid $\rightarrow \overline{WR}$ rise	t _{DW}	1.5x - 35		6.4		ns
11	$\overline{\text{WR}} \text{ rise} \rightarrow \text{D0 to D15 hold}$	twD	x - 25		2.6		ns
12	A0 to A23 valid $\rightarrow \overline{\text{WAIT}}$ input (1 + N) waits mode	t _{AW}		3.5x - 60		36.6	ns
13	\overline{RD} / \overline{WR} fall $\rightarrow \overline{WAIT}$ hold (1 + N) waits mode	t _{CW}	2.5x + 0		69.0		ns
14	A0 to A23 valid → Port input	t _{APH}		3.5x - 76	_	20.6	ns
15	A0 to A23 valid → Port hold	t _{APH2}	3.5x		96.6		ns
16	A0 to A23 valid → Port valid	t _{APO}		3.5x + 60		156.6	ns


AC Measuring Conditions

 $\bullet \quad \text{Output Level: High} = 0.7 \; \text{Vcc, Low} = 0.3 \; \text{Vcc, C}_L = 50 \; \text{pF}$

• Input Level: High = 0.9 Vcc, Low = 0.1Vcc


Note: Symbol x in the above table means the period of clock f_{FPH} , it's half period of the system clock f_{SYS} for CPU core. The period of f_{FPH} depends on the clock gear setting.

(2) Read cycle



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as $\overline{\text{RD}}$ and $\overline{\text{CS}}$ are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

(3) Write cycle



Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as $\overline{\text{WR}}$ and $\overline{\text{CS}}$ are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

4.4 AD Conversion Characteristics

AVCC = DVCC, AVSS = DVSS

Parameter	Symbol	Min	Тур.	Max	Unit
Analog reference voltage (+)	VREFH	Vcc - 0.2 V	Vcc	Vcc	
Analog reference voltage (-)	VREFL	V_{SS}	V_{SS}	Vss + 0.2 V	V
Analog input voltage range	VAIN	V_{REFL}		V_{REFH}	
Analog current for analog Reference voltage <vrefon> = 1</vrefon>	IREF (VREFL = 0V)		0.94	1.35	mA
<vrefon> = 0</vrefon>			0.02	5.0	μΑ
Error (not including quantizing errors)	_		±1.0	±4.0	LSB

Note 1: 1 LSB = (VREFH - VREFL)/1024 [V]

Note 2: The value of Icc includes the current which flows through the AVCC pin.

4.5 Serial Channel Timing (I/O Internal Mode)

Note: Symbol x in the below table means the period of clock f_{FPH} , it's half period of the system clock f_{SYS} for CPU core. The period of f_{FPH} depends on the clock gear setting.

(1) SCLK input mode

Parameter	Symbol	Varial	ble	36 N	Unit	
r diameter	Cymbol	Min	Max	Min	Max	01.11
SCLK period	tscy	16X		0.44		μS
Output data → SCLK rising/falling edge*	toss	$t_{SCY}/2 - 4X - 85$		25		ns
SCLK rising/falling edge* → Output data hold	tons	$t_{SCY}/2 + 2X + 0$		276		ns
SCLK rising/falling edge* → Input data hold	tHSR	3X + 10		92		ns
SCLK rising/falling edge* → Valid data input	tSRD		t _{SCY} - 0		440	ns
Valid data input → SCLK rising/falling edge*	t _{RDS}	0		0		ns

*) SCLK rinsing/falling edge: The rising edge is used in SCLK rising mode.

The falling edge is used in SCLK falling mode.

Note: at $t_{SCY} = 16X$


(2) SCLK output mode

Parameter	Symbol	Vari	able		MHz ote)	Unit
r arameter	Cymbon	Min	Max	Min	Max	0111
SCLK period (programable)	tscy	16X	8192X	0.44		μS
Output data →SCLK rising/falling edge*	toss	t _{SCY} /2 - 40		180		ns
SCLK rising/falling edge* → Output data hold	tons	t _{SCY} /2 - 40		180		ns
SCLK rising/falling edge* → Input data hold	t _{HSR}	0		0		ns
SCLK rising/falling edge* → Valid data input	tSRD		t _{SCY} - 1X - 90		324	ns
Valid data input → SCLK rising/falling edge*	t _{RDS}	1X + 90		117	·	ns

*) SCLK rinsing/falling edge: The rising edge is used in SCLK rising mode.

The falling edge is used in SCLK falling mode.

Note: at $t_{SCY} = 16X$



4.6 Event Counter (TA0IN, TA4IN, TB0IN0, TB0IN1)

Parameter	Cumbal	Vari	36 N	Unit		
Parameter	Symbol	Min	Max	Min	Max	Offic
Clock perild	t _{VCK}	8X + 100		320		ns
Clock low level width	t _{VCKL}	4X + 40		150		ns
Clock high level width	tvckh	4X + 40		150		ns

Note: Symbol x in the above table means the period of clock f_{FPH} , it's half period of the system clock f_{SYS} for CPU core. The period of f_{FPH} depends on the clock gear setting.


4.7 Interrupts

Note: Symbol x in the above table means the period of clock f_{FPH} , it's half period of the system clock f_{SYS} for CPU core. The period of f_{FPH} depends on the clock gear setting.

(1) $\overline{\text{NMI}}$, INT0 to INT5 interrupts

Parameter	Svmbol	Vari	able	36 MHz		Unit
i didiffetei	Symbol	Min	Max	Min	Max	Offic
NMI , INT0 to INT5 low level width	t _{INTAL}	4X + 40		150		ns
NMI, INTO to INT5 high level width	tINTAH	4X + 40		150		ns

4.8 Bus Request/Bus Acknowledge



Parameter	Symbol	Vari	able	f _{FPH} = 3	36 MHz	Unit
r arameter	Cymbol	Min	Max	Min	Max	Orm
Output buffer to BUSAK low	t _{ABA}	0	80	0	80	ns
BUSAK high to output buffer on	t _{BAA}	0	80	0	80	ns

Note 1: Even if the $\overline{\text{BUSRQ}}$ signal goes Low, the bus will not be released while the $\overline{\text{WAIT}}$ signal is Low. The bus will only be released when $\overline{\text{BUSRQ}}$ goes Low while $\overline{\text{WAIT}}$ is High.

Note 2: This line shows only that the output buffer is in the Off state.

It does not indicate that the signal level is fixed.

Just after the bus is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resister during bus release, careful design is necessary, since fixing of the level is delayed.

The internal programmable pull-up/pull-down resistor is switched between the Active and Non-Active states by the internal signal.

5. Table of SFRs

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 4-Kbyte address space from 000000H to 000FFFH.

- (1) I/O port
- (2) I/O port control
- (3) Interrupt control
- (4) Chip select/wait control
- (5) Clock gear
- (6) 8-bit timer
- (7) 16-bit timer
- (8) UART/serial channel
- (9) AD converter
- (10) Watchdog timer
- (11) Multi vector control

Table layout

Symbol	Name	Address	7	6		1	0	
								→ Bit symbol → Read/Write → Initial value after reser → Remarks

Note: "Prohibit RMW" in the a table means that you cannot use RMW instructions on these register.

Example: When setting bit 0 only of the register P1CR, the instruction "SET 0, (0002H)" cannot be used. The LD (transfer) instruction must be used to write all eight bits.

Read/Write

R/W: Both read and write are possible.

R: Only read is possible.

W: Only write is possible.

W*: Both read and write are possible (when this bit is read as 1)

Prohibit RMW: Read-modify-write instructions are prohibited. (The EX, ADD, ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TEST, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD instruction are read-modify-write instructions.)

Prohibit RMW*: Read-modify-write is prohibited when controlling the pull-up resistor.

Table 5.1 Address Map SFRs

[1] Port

Address	Name
0000H	
1H	P1
2H	
3H	
4H	P1CR
5H	
6H	P2
7H	
8H	
9H	P2FC
AH	
BH	
CH	
DH	P5
EH	
FH	

Address	Name
0010H	P5CR
1H	P5FC
2H	P6
3H	P7
4H	
5H	P6FC
6H	P7CR
7H	P7FC
8H	P8
9H	P9
AH	P8CR
BH	P8FC
CH	P9CR
DH	P9FC
EH	PA
FH	

A daluage	Nama
Address	Name
0020H	
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	ODE

Address	Name
0070H	
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	PZ
EH	PZCR
FH	PZFC

[2] INTC

Address	Name
H0800	DMA0V
1H	DMA1V
2H	DMA2V
3H	DMA3V
4H	
5H	
6H	
7H	
8H	INTCLR
9H	DMAR
AH	DMAB
BH	
CH	IIMC0
DH	IIMC1
EH	
FH	

Address	Name
0090H	INTE0AD
1H	INTE12
2H	INTE34
3H	INTE5
4H	
5H	INTETA01
6H	INTETA23
7H	INTETA45
8H	
9H	INTETB0
AH	
BH	INTETBOV
CH	INTES0
DH	INTES1
EH	
FH	

Address	Name
00A0H	INTETC01
1H	INTETC23
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	MVEC0
FH	MVEC1

Note: Do not access to the unnamed addresses, i.e. addresses to which no register has been allocated.

[3] CS/WAIT

[0] 00/11/11	
Address	Name
00C0H	B0CS
1H	B1CS
2H	B2CS
3H	B3CS
4H	
5H	
6H	
7H	BEXCS
8H	MSAR0
9H	MAMR0
AH	MSAR1
BH	MAMR1
CH	MSAR2
DH	MAMR2
EH	MSAR3
FH	MAMR3

[4] CGEAR, DFM

Address	Name
00E0H	SYSCR0
1H	SYSCR1
2H	SYSCR2
3H	EMCCR0
4H	EMCCR1
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

[5] TMRA

Address	Name
0100H	TA01RUN
1H	
2H	TA0REG
3H	TA1REG
4H	TA01MOD
5H	TA1FFCR
6H	
7H	
8H	TA23RUN
9H	
AH	TA2REG
BH	TA3REG
CH	TA23MOD
DH	TA3FFCR
EH	
FH	

Address	Name
0110H	TA45RUN
1H	
2H	TA4REG
3H	TA5REG
4H	TA45MOD
5H	TA5FFCR
6H	
7H	
8H	
9H	
AH	
ВН	
CH	
DH	
EH	
FH	

Note: Do not access to the unnamed addresses, i.e. addresses to which no register has been allocated.

[6] TMRB0

Address	Name
0180H	TB0RUN
1H	
2H	TB0MOD
3H	TB0FFCR
4H	
5H	
6H	
7H	
8H	TB0RG0L
9H	TB0RG0H
AH	TB0RG1L
ВН	TB0RG1H
CH	TB0CP0L
DH	TB0CP0H
EH	TB0CP1L
FH	TB0CP1H

[7] UART/SIO

Address	Name
0200H	SC0BUF
1H	SC0CR
2H	SC0MOD0
3H	BR0CR
4H	BR0ADD
5H	SC0MOD1
6H	
7H	
8H	SC1BUF
9H	SC1CR
AH	SC1MOD0
ВН	BR1CR
CH	BR1ADD
DH	SC1MOD1
EH	
FH	

[8] 10-bit ADC

Address	Name
02A0H	ADREG04L
1H	ADREG04H
2H	ADREG15L
3H	ADREG15H
4H	ADREG26L
5H	ADREG26H
6H	ADREG37L
7H	ADREG37H
8H	
9H	
AH	
ВН	
CH	
DH	
EH	
FH	

Address	Name
02B0H	ADMOD0
1H	ADMOD1
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
ВН	
CH	
DH	
EH	
FH	

Note: Do not access to the unnamed addresses i.e. addresses to which no register has been allocated.

[9] WDT

Address	Name
0300H	WDMOD
1H	WDCR
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Note: Do not access to the unnamed addresses, i.e. addresses to which no register has been allocated.

(1) I/O port

Symbol	Name	Address	7	6	5	4	3	2	1	0	
P1 Port 1		01H	P17	P16	P15	P14	P13	P12	P11	P10	
	Port 1		R/W								
			Data from external port (Output latch register is clear to 0)								
			P27	P26	P25	P24	P23	P22	P21	P20	
P2	Port 2	06H	R/W								
		<u> </u>	Output latch register is set to 1								
				P56	P55	P54	P53				
P5	Port 5	0DH			R	W					
				Data from external port (Output latch register is set to 1)							
			/				P63	P62	P61	P60	
		[-					R/	W		
P6	Port 6	12H					Output latch register is set to 1.	Output latch register is clear to 0.		h register is to 1.	
			/		P75	P74	P73	P72	P71	P70	
P7	Port 7	13H		R/W							
			Data from external port (Output latch register is set to 1)							1)	
		18H	P87	P86	P85	P84	P83	P82	P81	P80	
P8	Port 8		R/W								
							tput latch regi	ster is set to	1)		
				P96	P95	P94	P93			P90	
					R/	W				R/W	
P9 Port 9	19H		Data from external port (Output latch register is set to 1)						Data from external port (Output latch register is set to 1)		
	Port A	1EH	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	
PA			R								
						Data from 6	external port	Γ			
	Port Z	Port Z 7DH					PZ3	PZ2			
PZ					R/W						
PZ							Data from e (Output late set t	h register is			

(2) I/O port control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C	
P1CR	Port 1	04H	W								
	control	(Prohibit	0	0	0	0	0	0	0	0	
		RMW)		0: In 1: Out							
			P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F	
P2FC	Port 2 function	09H	W								
		(Prohibit	1	1	1	1	1	1	1	1	
		RMW)	0: Port, 1: Address bus (A23 to A16)								
				P56C	P55C	P54C	P53C				
P5CR	Port 5	10H			١	V					
	control	(Prohibit		0	0	0	0				
		RMW)			0: In	1: Out					
				P56F		P54F	P53F				
P5FC	Port 5	11H		W		١	N				
	function			0		0	0				
		(Prohibit		0: Port		0: Port	0: Port				
		RMW)		1: INT0		1: BUSAK	1: BUSRQ				
5050		15H					P63F	P62F	P61F	P60F	
P6FC	Port 6 function			W							
		(Prohibit					0 0: Port	0 0: Dort	0 0: Port	0 0: Dort	
		RMW)					1: CS3	0: Port 1: CS2	1: CS1	0: Port 1: CS0	
					P75C	P74C	P73C	P72C	P71C	P70C	
P7CR	Port 7 control	16H					V				
		(Prohibit			0	0	0	0	0	0	
		RMW)				I	0	: In 1: Out	l		
	Port 7 function	unction (Prohibit		P72F2	P75F	P74F	P73F	P72F1	P71F	P70F	
P7FC				W	W	W	W	W	W	W	
				0	0	0	0	0	0	0	
				0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	
		RMW)		1: INT2	1: INT4	1: TA5OUT	1: INT3	1: TA3OUT	1: TA1OUT	1: INT1	
	Port 8 control	1AH	P87C	P86C	P85C	P84C	P83C	P82C	P81C	P80C	
P8CR		ort 8			_		N				
		(Prohibit RMW)	0	0	0	0	0	0	0	0	
					_	0: In	1: Out				
		tion	P87F	P86F		P84F	P83F	P82F		P80F	
P8FC	Port 8 function		W	W		W	W	W		W	
			0	0		0	0	0		0	
		(Prohibit	0: Port 1: STS1	0: Port 1: SCLK1		0: Port 1: TXD1	0: Port 1: STS0	0: Port 1: SCLK0		0: Port	
	l	RMW)	1. 3131	I. OULNI		ו. ואטו	1. 3130	I. SULKU		1: TXD0	

I/O port control (2/2)

Svmbol	Name	Address	7	6	5	4	3	2	1	0
				P96C	P95C	P94C	P93C			P90C
P9CR Port 9		1CH			V	V				W
	control	(Prohibit		0	0	0	0			0
		RMW)			0: In	1: Out				0: In 1:Out
				P96F	P95F					P90F
P9FC	Port 9	1DH		W	W					W
	function	(Prohibit		0	0					0
		RMW)		0: Port	0: Port					0: Port
				1: TB0OUT1	1: TB0OUT0					1: INT5
							PZ3C	PZ2C		
PZCR	Port Z	7EH					١	V		
	control	(i ioiiibit					0	0		
		RMW)					0: In	1: Out		
								PZ2F		
PZFC	Port Z	7FH						W		
	function							0		
		(Prohibit						0: Port		
		RMW)						1: HWR		
						ODE84				ODE80
ODE	Sirial open	2FH				W				W
	drain	(Prohibit				0				0
		RMW)				1: P84ODE				1: P80ODE

(3) Interrupt control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
- Cy20.	114.110	7144.000			AD .			ı – IN		
INTEGAD	Interrupt	90H	IADC	IADM2	IADM1	IADM0	I0C	I0M2	I0M1	IOMO
INTE0AD	enable	3011	R	IADIVIZ	R/W	IADIVIO	R	IOIVIZ	R/W	IOIVIO
	INT0 &		0	0	0	0	0	0	0	0
	AD		1: INTAD		rupt request		1: INT0	_	rupt request	
			1. INTAD			ievei	1. 11110	IN		ievei
	l-4	0411	100		T2	101.40	140		1	14140
INTE12	Interrupt	91H	I2C	I2M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0
	enable INT2/1		R		R/W		R	_	R/W	
	IIN 1 2/ 1		0	0	0	0	0	0	0	0
			1: INT2		rupt request	ievei	1: INT1		rupt request	level
					T4	1		IN		T
INTE34	Interrupt	92H	I4C	I4M2	I4M1	I4M0	I3C	I3M2	I3M1	13M0
	enable		R		R/W	1	R		R/W	ı
	INT4/3		0	0	0	0	0	0	0	0
			1: INT4	Inter	rupt request	level	1: INT3	Inter	rupt request	level
	Interrupt							IN	T5	
INTE5	enable	93H					I5C	15M2	I5M1	I5M0
	INT5						R		R/W	
							0	0	0	0
							1: INT5	Inter	rupt request	level
	Interrupt			INTTA1	(TMRA1)			INTTA0	(TMRA0)	
INTETA01	enable	95H	ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
	TMRA		R		R/W		R		R/W	
	1/0		0	0	0	0	0	0	0	0
	.,,		1: INTTA1	Inter	rupt request	level	1: INTTA0	Inter	rupt request	level
	Interrupt			INTTA3	(TMRA3)	1		INTTA2	(TMRA2)	
INTETA23	enable	96H	ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
	TMRA		R		R/W		R		R/W	
	3/2		0	0	0	0	0	0	0	0
	0,2		1: INTTA3	Inter	rupt request	level	1: INTTA2	Inter	rupt request	level
	Interrupt			INTTA5	(TMRA5)	•		INTTA4	(TMRA4)	
INTETA45	enable	97H	ITA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
	TMRA		R		R/W		R		R/W	
	5/4		0	0	0	0	0	0	0	0
	0, .		1: INTTA5	Inter	rupt request	level	1: INTTA4	Inter	rupt request	level
					(TMRB0)	1		INTTB00	,`	1
INTETB0	Interrupt	99H	ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
	enable		R		R/W		R		R/W	
	TMRB0		0	0	0	0	0	0	0	0
			1: INTTB01	Inter	rupt request	level	1: INTTB00		rupt request	
	Interrupt							TTBOF0 (TN	ı	
INTETBOV	enable	9BH					ITF0C	ITF0M2	ITF0M1	ITF0M0
	TMRB0					ļ	R		R/W	T
	(over flow)						0	0	0	0
	`/]	1: INTTBOF0	Inter	rupt request	level

Interrupt control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
				INT	TX0			INT	RX0		
INTES0	Interrupt	9CH	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0	
	enable		R		R/W		R		R/W		
	serial 0		0	0	0	0	0	0	0	0	
			1: INTTX0	Inter	rupt request	level	1: INTRX0	Inter	rupt request	level	
				INT	TX1			INT	RX1		
INTES1	Interrupt	9DH	ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0	
	enable		R		R/W		R		R/W		
	serial 1		0	0	0	0	0	0	0	0	
			1: INTTX1	Inter	rupt request	level	1: INTRX1	Inter	rupt request	level	
				INT	TC1			INT	TC0		
INTETC01	Interrupt enable	A0H	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0	
	INTTC0/1		R		R/W		R		R/W		
	11411100/1		0	0	0	0	0	0	0	0	
	l			INT	TC3			INT	INTTC2		
INTETC23	Interrupt	A1H	ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0	
	enable INTTC2/3		R		R/W		R		R/W		
	11111102/3		0	0	0	0	0	0	0	0	

Interrupt control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
5,				<u> </u>	DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
	DMA0	80H			2111111010	Divisio V I	R/		Divisio V I	Divis to vo
DMA0V	start	(Prohibit			0	0	0	0	0	0
	vector	RMW)			-	1	DMA0 sta	_	1	
					DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
	DMA1	81H					R/		ı	
DMA1V	start	(Prohibit			0	0	0	0	0	0
	vector	RMW)				u e	DMA1 sta	art vector	u e	
					DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA OV	DMA2	82H				u e	R/	W	u e	
DMA2V	start	(Prohibit RMW)			0	0	0	0	0	0
	vector	KIVIVV)				•	DMA2 sta	art vector	•	•
	DMAG	0011			DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	DMA3	83H (Prohibit				•	R/	W	•	•
DIVIASV	start vector	RMW)			0	0	0	0	0	0
	vector	TXIVIVV)					DMA3 sta	art vector		
		0011			CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
INTCLR	Interrupt	88H (Prohibit					٧	V		
INTOLK	clear control	RMW)			_	_	_	_	_	_
	CONTROL	TXIVIVV)			Clear	interrupt requ	uest DMA fla	g by writing to	DMA start v	ector
	DMA	89H					DMAR3	DMAR2	DMAR1	DMAR0
DMAR	software	(Prohibit					R/W	R/W	R/W	R/W
DIVIAIX	request	RMW)					0	0	0	0
	register	,					1: DI	MA request in	n software (N	ote)
	DMA	8AH					DMAB3	DMAB2	DMAB1	DMAB0
DMAB	burst	(Prohibit					R/W	R/W	R/W	R/W
Divir (B	request	RMW)					0	0	0	0
	register	,					1:	DMA reques	t on burst mo	de
				I2EDGE	I2LE	I1EDGE	I1LE	10EDGE	IOLE	NMIREE
	Interrupt	8CH	W	W	W	W	W	W	W	W
IIMC0	input	(Prohibit	0	0	0	0	0	0	0	0
IIIVICU	mode	RMW)	Always	INT2 edge	INT2	INT1 edge	INT1	INT0 edge	INT0	1: Operate
	control 0	I SIVIVV)	write 0	0: Rising	0: Edge	0: Rising	0: Edge	0: Rising	0: Edge	even on rising/falling
				1: Falling	1: Level	1: Falling	1: Level	1: Falling	1: Level	edge of NMI
				I5EDGE	I5LE	I4EDGE	I4LE	I3EDGE	I3LE	
	Interment			W	W	W	W	W	W	
	Interrupt input	8DH		0	0	0	0	0	0	
IIMC1	mode	(Prohibit		INT5	INT5	INT4	INT4	INT3	INT3	
	control 1	RMW)		edge	0: Edge	edge	0: Edge	edge	0: Edge	
	231111011			0: Rising	1: Level	0: Rising	1: Level	0: Rising	1: Level	
				1: Falling		1: Falling		1: Falling	Ì	

Note: Only one-channel can be set once for DMAR register. (Don't write "1" to plural bits.)

(4) Chip select/Wait control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
j			B0E		B0OM1	ВООМО	B0BUS	B0W2	B0W1	B0W0
B0CS	Block 0	COH	W		W	W	W	W	W	W
	CS/WAIT		0		0	0	0	0	0	0
	control register	(Prohibit RMW)	0: Disable 1: Enable		00: ROM/SF 01: 10: 11:		Data bus width 0: 16 bits 1: 8 bits	000: 2 waits 001: 1 wait 010: (1 + N) 011: 0 waits	waits 1xx: F	Reserved
			B1E		B1OM1	B1OM0	B1BUS	B1W2	B1W1	B1W0
B1CS	Block 1	C1H	W		W	W	W	W	W	W
	CS/WAIT control		0		0	0	0	0	0	0
	register	(Prohibit RMW)	0: Disable 1: Enable		00: ROM/SF 01: 10: 11: Reser		Data bus width 0: 16 bits 1: 8 bits	000: 2 waits 001: 1 wait 010: (1 + N) 011: 0 waits	waits 1xx: F	Reserved
			B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2	B2W1	B2W0
B2CS	Block 2	C2H	W	W	W	W	W	W	W	W
	CS/WAIT control		1	0	0	0	0	0	0	0
	register	(Prohibit	0: Disable 1: Enable	0 0	00: ROM/SF 01: 10: } Reser		Data bus width 0: 16 bits	000: 2 waits 001: 1 wait 010: (1 + N)	Reserved	
		14,000		i. Co alea	11:		1: 8 bits	011: 0 waits		
			B3E		B3OM1	B3OM0	B3BUS	B3W2	B3W1	B3W0
B3CS	Block 3	СЗН	W		W	W	W	W	W	W
	CS/WAIT		0		0	0	0	0	0	0
	control register	(Prohibit	0: Disable 1: Enable		00: ROM/SF ^{01:}		Data bus width	000: 2 waits 001: 1 wait		
		RMW)			10: Reser	ved	0: 16 bits 1: 8 bits	010: (1 + N) 011: 0 waits	waits 1xx: F	Reserved
							BEXBUS	BEXW2	BEXW1	BEXW0
BEXCS	External CS/WAIT	C7H					W	W	W	W
	control register	(Prohibit RMW)					Data bus width 0: 16 bits 1: 8 bits	0 000: 2 waits 001: 1 wait 010: (1 + N) 011: 0 waits	0 waits 1xx: F	0 Reserved
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
MSAR0	start	C8H				R	W			
	address		1	1	1	1	1	1	1	1
	register 0				ı	Start addres	s A23 to A16	r	ı	
	Memory		V20	V19	V18	V17	V16	V15	V14~9	V8
MAMR0	address	C9H			T		W	ī	T	
	mask register 0		1	1	1	1	1	1	1	1
	register 0	ļ			CS0 area siz	ze 0: Enabl	le to address	comparision	Τ	
	Memory	<u> </u>	S23	S22	S21	S20	S19	S18	S17	S16
MSAR1	start	CAH				1	W I	1		
	address register 1		1	1	1	1	1	1	1	1
	. oglotor i				1		s A23 to A16	ı		
	Memory		V21	V20	V19	V18	V17	V16	V15~9	V8
MAMR1	address	СВН				1	W	ı	I	
	mask register 1		1	1	1	1	1	1	1	
	. oglotor i				CS1 area si	ze 0: Enab	le to address	comparsion		

Chip select/Wait control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
MCARO	start	ССН				R/	W			
MSAR2	address	ССН	1	1	1	1	1	1	1	1
	register 2					Start address	A23 to A16			
	Memory		V22	V21	V20	V19	V18	V17	V16	V15
MAMR2	address	CDH				R/	W			
WAWKZ	mask	CDH	1	1	1	1	1	1	1	1
	register 2				CS2 area s	ize 0: Enat	ole address c	omparsion		
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
MSAR3	start	CEH				R/	W			
WSAR3	address	CER	1	1	1	1	1	1	1	1
	register 3					Start address	A23 to A16			
	Memory		V22	V21	V20	V19	V18	V17	V16	V15
MAMDO	address	CELL				R/	W		•	
MAMR3	mask	CFH	1	1	1	1	1	1	1	1
	register 3				CS3 area si	ze 0: Enab	le to address	comparsion		

(5) Clock gear

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			-	-	-	-	-	-	PRCK1	PRCK0	
SYSCR0	System	E0H		l .	l	R	W	l	l		
	clock		1	0	1	0	0	0	0	0	
	control register 0		Always	Always	Always	Always	Always	Always	Prscaler clo	ck seleciton	
	register 0		write 1	write 0	write 1	write 0	write 0	write 0	00: f _{FPH}		
									01: Reserve	ed	
									10: fc/16		
									11: Reserve		
							-	GEAR2	GEAR1	GEAR0	
SYSCR1	System	E1H						R/	W	Т	
	clock control						0	1	0	0	
	register 1						Always		ncy gear valı	ue selection	
							write 0	(fc) 000: fc			
								000. IC 001: fc/2			
								010: fc/4			
								011: fc/8			
								100: fc/16			
									100: fc/16 101: (Reserved)		
								110: (Reser			
					\\(\(\)	14/1 IDT1 40		111: (Reser	vea)	2016	
0)/0000	0	FOLI		-	WUPTM1	WUPTM0	HALTM1	HALTM0		DRVE	
SYSCR2	System clock	E2H		R/W	R/W	R/W	R/W	R/W		R/W	
	control			0	1	0	1	1		0	
	register 2			Always write 0	Warm-up tir		HALT mode 00: Reserve			1: Drive the	
				Willo 0	01: 28/input		01: STOP n			pin in STOP	
					10: 2 ¹⁴ /inpu		10: IDLE1 n			mode	
					11: 2 ¹⁶ /inpu		11: IDLE2 n				
			PROTECT	_	-	-	_	EXTIN	_	_	
EMCCR0	EMC	ЕЗН	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	control		0	0	1	0	0	0	1	1	
	register 0		Protection	Always	Always	Always	Always	1: fc is	Always	Always	
			flag	write 0	write 1	write 0	wirte 0	external	write 1	write 1	
			0: OFF					clock.			
			1: ON								
	EMC			Protec	tion is turned	OFF by writi	ng 1FH.				
EMCCR1	control register 1	E4H		Protec	tion is turned	ON by writin	g any value	except 1FH.			

Note: EMCCR1

If protection is on by writing except "1FH" code to EMCCR1 register, write operations to the following SFRs are not possible.

1. CS/WAIT control B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, and MAMR3

2. Clock gear (only EMCCR1 can be written to) SYSCR0, SYSCR1, SYSCR2 and EMCCR0

(6)8-bit timer (1/3)

(6-1) TMRA01

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA0RDE				I2TA01	TA01PRUN	TA1RUN	TA0RUN
TA01RUN	TMRA01	100H	R/W				R/W	R/W	R/W	R/W
	RUN		0				0	0	0	0
			Double buffer 0: Disable 1: Enable				IDLE2 0: Stop 1: Operate	0: Stop 8	un/stop conti & clear Count up)	rol
	TMRA0	102H					-			
TA0REG	register 0	(Prohibit					W			
		RMW)				Und	defined			
	TMRA1	103H					_			
TA1REG	register 1	(Prohibit					W			
		RMW)				Und	defined			
			TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
TA01MOD	TMRA01	104H				I	R/W			
	source		0	0	0	0	0	0	0	0
	CLK & MODE		Operation m		PWM cycle			k for TMRA1		k for TMRA0
	WODE		00: 8-bit tim		00: Reserv	ed	00: TA0TRO	}	00: TA0IN p	in
			01: 16-bit tir		01: 2 ⁶ – 1		01: φT1		01: φT1	
			10: 8-bit PP	_	10: 2 ⁷ – 1		10: φT16		10: φT4	
			11: 8-bit PW	/M	11: 2 ⁸ – 1		11: φT256	1	11: φT16	
							TAFF1C1	TAFF1C0	TAFF1IE	TAFF1IS
TA1FFCR	TMRA01	105H					·	W	R/	
	flip-flop control						1	1	0	0
	CONTROL						00: Invert T		1: TA1FF invert	0: TMRA0
							01: Set TA1		enable	1: TMRA1 inversion
							10: Clear T			111100131011
							11: Don't ca	are		

8-bit timer (2/3)

(6-2) TMRA23

Symbol	Name	Address	7	6	5	4	3	2	1	0
TA23RUN	TMRA23	108H	TA2RDE				I2TA23	TA23PRU N	TA3RUN	TA2RUN
1712011011	RUN	10811	R/W				R/W	R/W	R/W	R/W
	KON		0				0	0	0	0
			Double buffer 0: Disable 1: Enable				IDLE2 0: Stop 1: Operate	8-bit timer r 0: Stop & 1: Run (C		rol
	TMRA2	10AH					_			
TA2REG	register 0	(Prohibit					W			
		RMW)				Und	defined			
	TMRA3	10BH					_			
TA3REG	register 1	(Prohibit					W			
		RMW)				Und	defined			
			TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0
TA23MOD	TMRA23	10CH					R/W			
	source		0	0	0	0	0	0	0	0
	CLK & MODE		Operation n 00: 8-bit tim		PWM cycle 00: Reserv		Source clock 00: TA2TRG	k for TMRA3	Source clock 00: Reserve	
			01: 16-bit tir	mer	01: 2 ⁶ –1		01: φT1		01: φT1	
			10: 8-bit PP	_	10: 2 ⁷ – 1		10: φT16		10: φΤ4	
			11: 8-bit PV	/M	11: 2 ⁸ – 1		11: φT256		11: φT16	
							TAFF3C1	TAFF3C0	TAFF3IE	TAFF3IS
TA3FFCR	TMRA23	10DH						W	·	W
	flip-flop						1	1	0	0
	control						00: Invert TA 01: Set TA3 10: Clear TA	FF A1FF	1: TA3FF invert enable	0: TMRA2 1: TMRA3 inversion
							11: Don't ca	ire		

8-bit timer (3/3)

(6-3) TMRA45

Symbol	Name	Address	7	6	5	4	3	2	1	0		
			TA4RDE				I2TA45	TA45PRUN	TA5RUN	TA4RUN		
			R/W				R/W	R/W	R/W	R/W		
TA45RUN	TMRA45		0				0	0	0	0		
	RUN	110H	Double				IDLE2	8-bit timer re	un/stop contr	ol		
			buffer				0: Stop	0: Stop & cl	ear			
			0: Disable				1: Operate	1: Run (Cou	ınt up)			
			1: Enable									
	TMRA4	112H					_					
TA4REG	register 0	(Prohibit RMW)					V					
		,				Unde	efined					
	TMRA5	113H (Prohibit					_					
TA5REG	register 1	(Profibit RMW)					V					
		1 (11111)			1 1		efined					
			TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0		
TA45MOD	_	114H			1		W					
	source CLK &		0	0	0	0	0	0	0	0		
	MODE		Operation n		PWM cycle			k for TMRA5				
			00: 8-bit tim		00: Reserve	d	00: TA4TRG	3	00: TA4IN p	in		
			01: 16-bit tir		01: 2 ⁶ – 1		01: φT1		01: φT1			
			10: 8-bit PP	_	10: 2 ⁷ – 1		10: φT16		10: φT4			
			11: 8-bit PV	/M	11: 2 ⁸ – 1		11: φT256	1	11: φT16	1		
							TAFF5C1	TAFF5C0	TAFF5IE	TAFF5IS		
TA5FFCR	TMRA45	115H						W		W		
	flip-flop control						1	1	0	0		
							00: Invert T		1: TA5FF	0: Timer4		
							01: SET TA		invert enable	1: Timer5		
							10: Clear T		CHADIC	inversion		
							11: Don't ca	ire				

(7) 16-bit timer

(7-1) TMRB0

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB0RDE	_			I2TB0	TB0PRUN		TB0RUN
TB0RUN	TMRB0	180H	R/W	R/W			R/W	R/W		R/W
	control		0	0			0	0		0
			Double	Always			IDLE2	16-bit timer	run/stop con	trol
			buffer	write 0.			0: Stop	0: Stop & cl	ear	
			0: Disable				1: Operate	1: Run (Cou	ınt up)	
			1: Enable				.,			
			TB0CT1	TB0ET1	TB0CP0I	TB0CPM1	ТВ0СРМ0	TB0CLE	TB0CLK1	TB0CLK0
TB0MOD	TMRB0	182H	R/	W	W*			R/W	•	
	source		0	0	1	0	0	0	0	0
	CLK & MODE		TB0FF1 inv	ersion	0: Soft	Capture tim	ing	1:UC0	Source cloc	k
	WODL		trigger		capture	00: Disable	J	clear		
			0: TRG disa	ıble	1: Don't	01: ↑. ↑ (TB(0IN0, TB0IN1)	enable	00: TB0IN0	pin
			1: TRG ena	ble	care	10: ↑, ↓ (TE			01: φT1	
			Capture to	TB0RG1		11: ↑, ↓ (TA			10: φT4	
			TB0CP1	matching		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,		11: φT16	
			TB0FF1C1	TB0FF1C0	TB0C1T1	TB0C0T1	TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0
TB0FFCR	TMRB0	183H	W				W		V	
	flip-flop		1	1	0	0	0	0	1	1
	control		00: Invert TI			TB0FF0 inve			00: Invert Ti	
			01: Set	50111		0: Trigger di			01: Set TB0	
			10: Clear			1: Trigger er			10: Clear TE	
			11: Don't ca	ire		i. inggor or	labio		11: Don't ca	
			Always read						Always read	
		188H	.,				_			
TB0RG0L	TMRB0	(Prohibit					N			
	register 0L	RMW)					efined			
						Onac	Silitou			
TB0RG0H	TMRB0	189H					 N			
IBUNGUN	register 0H	(Prohibit RMW)					efined			
						Unae	elinea			
TD0D041	TMRB0	18AH					_			
TB0RG1L	register 1L	(Prohibit RMW)					N			
		IXIVIVV)				Unde	efined			
	TMRB0	18BH				-	_			
TB0RG1H	register 1H	(Prohibit					N			
	,	RMW)				Unde	efined			
	Captura						_			
TB0CP0L	Capture register 0L	18CH				ı	R			
						Unde	efined			
	0 1						_			
TB0CP0H	Capture register 0H	18DH					R			
	register of r					Unde	efined			
							_			
TB0CP1L	Capture	18EH				-	R			
	register 1L						efined			
TB0CP1H	Capture	18FH					 R			
I DOOL IU	register 1H	IOFFI								
						Unde	efined			

(8) UART/Serial channel control

(8-1) UART/SIO channel 0

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial		RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SC0BUF	channel 0	200H			R	(receiving)/W	(transmissio	on)		
	buffer					Undef	ined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Serial		R	R/	W	R (clear	ed to 0 by re	eading)	R	W
SC0CR	channel 0	201H	0	0	0	0	0	0	0	0
	control		Receiving	Parity	1: Parity		1: Error		0:SCLK0↑	1: Input
			data bit 8	0: Odd	Enable	Over run	Parity	Framing	1:SCLK0↓	SCLK0 pin
				1: Even						
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
				T		R/V		ı	1	I
	Serial		0	0	0	0	0	0	0	0
SC0MOD0	channel 0	202H	Transfer	1: CTS enable	1: Receive enable	1: Wake-up	00: I/O inte		00: TAOTRO	
	mode 0		data bit 8	0: CTS	0: Receive	enable 0: Wake-up	01: UART		01: Baud rat	ŭ
				disable	disable	disable	10: UART		10: Internal	0.0
				5.55.6.5	5		11: UART	9-bit	11: External SCLK0	CIOCK
			_	BR0ADD	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
						R/V	V			
	Baud rate		0	0		0	0	0	0	0
BR0CR	control	203H	Always	1:(16 – K)/16	00: φΤ0		;		ency divisor	N.
	Control		write 0	divided	01: φΤ2			(0	to F)	
				enable	10: φΤ8					
					11: φT32			ı	1	1
	0						BR0K3	BR0K2	BR0K1	BR0K0
	Serial channel 0								?/W	1
BR0ADD	K setting	204H					0	0	0	0
	register								alue of "K"	
								(1	to F)	I
			I2S0	FDPX0						STSEN0
			R/W	R/W						W
	Serial		0	0						1
SC0MOD1	channel 0	205H	IDLE2	I/O interface						STS0
	mode 1		0: Stop	1: Full						1: Disable
			1: Operate	duplex 0: Half						0: Enable
				u: Haif duplex						
				aupiox					l .	

(8-2) UART/SIO Channel 1

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial		RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SC1BUF	channel 1	208H			R	(receiving)/W	(transmission	n)		
	buffer					Unde	fined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Serial		R	R/	W	R (clea	red to 0 by re	eading)	R	W
SC1CR	channel 1	209H	0	0	0	0	0	0	0	0
OOTOR	control	20011	Receiving	Parity	Parity		1: Error		0:SCLK1↑	1:Input
	00111101		data bit 8	0: Odd	0: Disable	Over run	Parity	Framing	1:SCLK1↓	SCLK1
				1: Even	1: Enable					pin
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
						R/			1	,
	Serial		0	0	0	0	0	0	0	0
SC1MOD0	channel 1	20AH	Transmissi	1: CTS	1: Receive	1: Wake-up	00: I/O inter		00:TA0TRG	
	mode 0		on data bit 8	enable	enable	enable	01: UART 7		01:Baud rat	-
							10: UART 8		10: Internal of	0.0
							11: UART 9			clock SCLK1
				BR1ADD	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
				_		R/		_	T -	_
BR1CR	Baud rate	20BH	0	0)	0	0	0	0
BRICK	control	20811	Always write 0	1: (16 – K)/16 divided	00: φΤ0		5		ency divisor N o F	١.
			write 0	enable	01: φT2			0 1	UF	
					10: φT8 11: φT32					
					11. ψ132		BR1K3	BR1K2	BR1K1	BR1K0
	Serial						DICTIO		W	DIVINO
BR1ADD	channel 1	20CH					0	0	0	0
BICITIES	K setting	20011					0	_	ate 0 K	U
	register								o F	
			I2S1	FDPX1						STSEN1
			R/W	R/W						W
	0 1		0	0						1
SC1MOD1	Serial channel 1	20DH	IDLE2	I/O interface						STS1
30 HVIODT	mode 1	20011	0: Stop	1: Full						1: Disable
	mode i		1: Operate	duplex						0: Enable
			'	0: Half						
				duplex						

TOSHIBA

TMP91C630

(9) AD converter

Symbol	Name	Address	7	6	5	4	3	2	1	0
	AD		EOCF	ADBF	_	-	ITM0	REPEAT	SCAN	ADS
ADMOD0	MODE register 0	2B0H	F	₹	R/W	R/W	R/W	R/W	R/W	R/W
			0	0	0	0	0	0	0	0
			1: End	1: Busy	Always	Always	Interrupt in	0: Single	0: Fix	0: Don't care
					write 0	write 0	repeat	1: Repeat	1: Scan	1: Start
							mode 0: Every			
							conversion			
							1: Every			
							fourth			
							conversion			
A DIMOD4	AD	ODALL	VREFON	I2AD			ADTRGE	ADCH2	ADCH1	ADCH0
ADMOD1	MODE register 1	2B1H	R/W	R/W			R/W		R/W	
	logiotoi i		0	0			0	0	0 channel sele	0
			1: VREF On	0: Stop			External trigger	Input	ection	
				o. Stop 1: Operation			start	000: AN0 AN	fixed/scan	
				т. орогашот			0: Disable	001: AN1 AN	0 →AN1	
							1: Enable	010: AN2 AN	$0 \rightarrow AN1 \rightarrow A$	N2
								011: AN3 AN	$0 \rightarrow AN1 \rightarrow A$	$N2 \rightarrow AN3$
								100: AN4 AN	4	
								101: AN5 AN		
				110: AN6 AN4 → AN5 → AN6						
ABD50041	AD		A D D 0.4	ADDOO				111: AN7 AN	$4 \rightarrow AN5 \rightarrow A$	
ADREG04L	AD result register 0/4 Low	2A0H	ADR01	ADR00						ADR0RF R
			R R Undefined 0							
ADREG04H	AD result register 0/4 High	2A1H	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
ABRECOIII			7151100	7151100	7151101	F		71.01	7151100	7151102
			Undefined							
ADREG15L	AD result	2A2H	ADR11	ADR10						ADR1RF
	register 1/5 Low		F	?						R
			Undefined							0
ADREG15H	AD result register 1/5 High	gister 2A3H	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
						F	₹			
						Unde	fined			
ADREG26L	AD result register 2/6 Low	er 2A4H	ADR21	ADR20						ADR2RF
			F							R
			Unde							0
ADREG26H	AD result register 2/6 High	2A5H	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
						F				
ADREG37L	AD result register 3/7 Low	2A6H	A D D C 4	ADDOO		Unde		I	I	ADDODE
			ADR31	ADR30	_	_	_	_	_	ADR3RF
			R Undefined						R	
ADREG37H	AD recult		ADR39	ADR38	ADR37	ADR36	ADR35	VDB34	VDB33	0 ADR32
ADREG3/H	register		ADK39	ADKJØ	ADK3/			ADR34	ADR33	AUK32
	3/7 High	20111		R Undefined						
			Undefined							

Note: 1. ADMOD0<ADS> is always read as "0".

- 2. When using \overline{ADTRG} with ADMOD1<ADTRGE> = "1", do not set ADMOD1<ADCH2:0> = "011".
- 3. When clear ADMOD1<I2AD> to "0", operation is different by AD conversion mode after released Halt mode.

Watchdog timer control

Symbol	Name	Address	7	6	5	4	3	2	1	0		
			WDTE	WDTP1	WDTP0	-	-	I2WDT	RESCR	-		
WDMOD	WDT MODE register	300H	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
			1	0	0	0	0	0	0	0		
			1: WDT enable	00: 2 ¹⁵ /f _{sys} 01: 2 ¹⁷ /f _{sys} 10: 2 ¹⁹ /f _{sys} 11: 2 ²¹ /f _{sys}		Always write 0	Always write 0	IDLE2 0: Stop 1: Operate	1: Internaly connects WDT out to the Reset pin			
			-									
WDCR	WDT	301H	W									
	control		-									
			B1H: WDT disable 4EH: WDT clear									

(10) Multi vector control

Symbol	Name	Address	7	6	5	4	3	2	1	0
MVEC0	Multi vector control	00AEH	VEC7	VEC6	VEC5	VEC4	VEC3	VEC2	VEC1	VEC0
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			1	1	1	1	1	1	1	1
				Vector address A15 to A8						

Symbol	Name	Address	7	6	5	4	3	2	1	0
MVEC1	Multi vector control	00AFH	VEC15	VEC14	VEC13	VEC12	VEC11	VEC10	VEC9	VEC8
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			1	1	1	1	1	1	1	1
			Vector address A23 to A16							

Note: Write MVEC1 and MVEC0 after making an interruption prohibition state.

6. Port Section Equivalent Circuit Diagrams


· Reading the circuit diagrams

The gate symbols used are essentially the same as those used for the standard CMOS logic IC [74HCXX] Series.


The dedicated signal is described below.

STOP: This signal becomes Active (1) when the Halt mode setting register is set to STOP mode (i.e. when SYSCR2<HALTM1:0> = 0, 1) and the CPU executes the HALT instruction. When the drive enable bit SYSCR2<DRVE> is set to 1, however, STOP will remains at 0.


- The input protection resistances ranges from several tens of ohms to several hundreds of ohms.
- D0 to D7, P10 to P17 (D8 to D15), P71, P74, P93 to P96




■ A0 to A15, P20 to P27 (A16 to A23), \overline{RD} , \overline{WR} , P60 to P63




■ P53 to P55, P81 to P83, P85 to P87, PZ2, PZ3




■ PA0 to PA7 (AN0 to AN7)




■ P56 (INT0)



■ P70 (INT1), P72 (INT2), P73 (INT3), P75 (INT4) and P90 (INT5)



■ P80 (TXD0) and P84 (TXD1)




■ NMI




■ AM0 to AM1




■ BOOT




■ RESET



■ X1 and X2



■ VREFH and VREFL



7. Points to Note and Restrictions

- (1) Notation
 - a. The notation for built-in/I/O registers is as follows register symbol

 e.g.) TA01RUN<TA0RUN> denotes bit TA0RUN of register TA01RUN.
 - b. Read-modify-write instructions

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

```
Example 1) SET 3, (TA01RUN) ··· Set bit 3 of TA01RUN.
```

Example 2) INC 1, (100H) ··· Increment the data at 100H.

Examples of read-modify-write instructions on the TLCS-900

Exchange instruction

```
EX (mem), R
```

Arithmetic operations

```
ADD (mem), R/# ADC (mem), R/#
SUB (mem), R/# SBC (mem), R/#
INC #3, (mem) DEC #3, (mem)
```

Logic operations

```
AND (mem), R/# OR (mem), R/# XOR (mem), R/#
```

Bit manipulation operations

```
STCF #3/A, (mem) RES #3, (mem)
SET #3, (mem) CHG #3, (mem)
TSET #3, (mem)
```

Rotate and shift operations

```
RLC
     (mem)
                RRC
                      (mem)
RL
     (mem)
                RR
                      (mem)
SLA
     (mem)
                SRA
                      (mem)
SLL
     (mem)
                SRL
                      (mem)
RLD
     (mem)
                RRD
                      (mem)
```

c. fosch, fc, fpph, fsys and one state

The clock frequency input on pin X1 and X2 is called fosch. TMP91C630 have not DFM. Therefore, fc equal fosch.

The clock selected by SYSCR1<SYSCK> is called fFPH. The clock frequency give by fFPH divided by 2 is called fSYS.

One cycle of fSYS is referred to as one state.

(2) Points to note

a. AM0 and AM1 pins

Those pins are connected to the VCC or VSS pin

Do not alter the voltage level of those pins when the TMP 91C 630 is processing

b. EMU0and EMU1

Open pins.

c. Reserved address areas

The TMP91C630 has not any reserved areas.

d. Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

e. Programmable pull-up resistance

The programmable pull-up resistor can be turned ON/OFF by a program when the ports are set for use as input ports. When the ports are set for use as output ports, they cannot be turned ON/OFF by a program.

The data registers (e.g. P8) are used to turn the pull-up/-down resistors ON/OFF. Consequently read-modify-write instructions are prohibited.

Bus releasing function

Please refer to the Note about bus release in Section 3.5, Functions of Ports. The pin state is written when the bus is released.

g. Watchdog timer

The watchdog timer starts operation immediately after a Reset is released. When the watchdog timer is not to be used, disable it.

When the bus is released, neither internal memory nor internal I/O can be accessed. However, the internal I/O continues to operate. Hence the watchdog timer continues to run. Therefore be careful about the bus releasing time and set the detection timer of watchdog timer.

h. AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

i. CPU (micro DMA)

Only the LDC cr, r and LDC r, cr instructions can be used to access the control registers in the CPU (e.g. the Transfer Source Address Register (DMASn)).

i. Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

k. POP SR instruction

Please execute the POP SR instruction during DI condition.

8. Diversity of TMP91C630 and TMP91C829

TMP91C630 is based on TMP91C829, the significant different points of TMP91C630 and TMP91C829 are shown below. Because power supply is different, the electrical characteristic specification is changed, please refer to Chapter 4. Electrical characteristics.

The significant different points of TMP91C630 and TMP91C829:

(1) Power Supply

TMP91C630 needs only 3-V power supply.

TMP91C829 needs two power supplies (3 V and 5 V)

(2) Internal RAM

TMP91C630 built in RAM size is 6 Kbytes

TMP91C829 built in RAM size is 8 Kbytes

(3) AD conversion time

TMP91C630 AD conversion time is 84 states

TMP91C829 AD conversion time is 202 states

9. Package Dimensions

P-LQFP100-1414-0.50F

Unit: mm

