TOSHIBA RISC PROCESSOR

TMPR3922U

TENTATIVE

(32 bit RISC Microprocessor)

1. GENERAL DESCRIPTION

The TMPR3922U is a single-chip integrated digital ASSP for PDA(Personal Digital Assistants). The TMPR3922U consists of PDA system support logic, integrated with the TX3920 processor Core designed by Toshiba.

2. FEATURES

- R3000A-based TX3920 Processor Core

RISC architecture developed by The MIPS Group, a division of Silicon Graphics, Inc.

Toshiba has added its own multiply-add and branch-likely instructions.

A single-cycle multiply/accumulate module to allow integrated DSP functions, such as a software modem for high-performance standard data and fax protocols

Instruction cache: 16K bytes(2Way); data cache: 8K bytes(2Way)

On-chip Translation Lookaside Buffer (TLB) with 64×64-bit wide entries, each of which maps 4K/16K/64K/256K/1M/4M Byte page

Max 150MHz operation

- Built-in peripheral circuit

Clock generator with built-in sixteenfold-frequency phase-locked loop (PLL)

Four-stage write buffer

A high performance and flexible Bus Interface Unit

Multiple DMA channels

Memory controller for DRAM(EDO), SDRAM, SRAM, ROM, Flash Memory and PCMCIA

Power management unit

Big / Little endian

- Low power dissipation

3.3V(I/O) / 2.5V(Internal) operation

Standby Current 50µA(typ)

CPU clock stop mode

Power down modes for individual internal peripheral modules

- Plastic LQFP 208-pin package
- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook

• The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.

R3000A is a trademark of MIPS Technologies Inc.

TENTATIVE

3. SYSTEM CONFIGURATION

3.1 SYSTEM BLOCK DIAGRAM




FIG. 3.1 SYSTEM BLOCK DIAGRAM

TENTATIVE

3.2 TMPR3922U DIAGRAM




FIG. 3.2 TMPR3922U BLOCK DIAGRAM

TENTATIVE

3.3 MEMORY CONNECTIONS


D [31:0] Data Bus and Cas* signals change the name of the pins in the Little Endian mode as follows.

| D [31:24] | becomes | D[7:0] |
|-----------|---------|----------|
| D [23:16] | becomes | D[15:8] |
| D [15:8] | becomes | D[23:16] |
| D [7:0] | becomes | D[31:24] |
| | | |
| CAS3* | becomes | CAS0* |
| CAS2* | becomes | CAS1* |
| CAS1* | becomes | CAS2* |
| CAS0* | becomes | CAS3* |

<Note>

The connection between the TMPR3922U and Memory depends on the endianess.


3.3.1 MEMORY CONNECTIONS (Big Endian)



Big Endian

TENTATIVE

3.3.2 MEMORY CONNECTIONS (Little Endian)



Little Endian

TMPR3922U

TENTATIVE

4. PINS

4.1 PIN ASSIGNMENT

| NO. | I/O | SIGNAL NAME | NO. | I/O | SIGNAL NAME | NO. | I/O | SIGNAL NAME |
|-----|-----|---|-----|-----|-------------|-----|-----|-------------|
| 1 | _ | VDDH | 41 | ı | SIBDIN | 81 | _ | VSS |
| 2 | I/O | D[0] (D [24]) | 42 | 0 | SIBDOUT | 82 | 0 | PWRCS |
| 3 | - | VSS | 43 | - | VDDH | 83 | 1 | PWRINT |
| 4 | I/O | D[1] (D [25]) | 44 | 1 | SIBIRQ | 84 | 1 | PWROK |
| 5 | I/O | D[2] (D [26]) | 45 | I/O | I/O[13] | 85 | I/O | IO[8] |
| 6 | _ | VDDL | 46 | I/O | I/O[14] | 86 | 1 | ONBUTN |
| 7 | I/O | D[3] (D [27]) | 47 | I/O | I/O[15] | 87 | ı | PON* |
| 8 | - | VSS | 48 | - | VSS | 88 | - | CPURES* |
| 9 | I/O | D[4] (D [28]) | 49 | I/O | CHICLK | 89 | _ | VDDL |
| 10 | _ | VDDLS | 50 | I/O | CHIFS | 90 | | C6MIN |
| 11 | 0/ | D[5] (D [29]) | 51 | - 1 | CHIDIN | 91 | 0 | C6MOUT |
| 12 | I/O | D[6] (D [30]) | 52 | 0 | CHIDOUT | 92 | _ | VSS |
| 13 | 1 | VSS | 53 | - | VDDH | 93 | 1/0 | IO[9] |
| 14 | 1/0 | D[7] (D [31]) | 54 | ı | RXD | 94 | 9 | IO[10] |
| 15 | - | VSS | 55 | 0 | TXD | 95 | 1/0 | IO[11] |
| 16 | 1/0 | D[8] (D [16]) | 56 | I | IRINA | 96 | _ | VSSP(PLL) |
| 17 | - | VDDH | 57 | 1 | IRINB | 97 | ı | VDDP(PLL) |
| 18 | 0/ | D[9] (D [17]) | 58 | 0 | FIROUT | 98 | 0 | C48MOUT |
| 19 | I/O | D[10] (D [18]) | 59 | 0 | IROUT | 99 | 9 | IO[7] |
| 20 | 1 | VSS | 60 | - | VSS | 100 | 9 | 10[6] |
| 21 | I/O | D[11] (D [19]) | 61 | - | VDDH | 101 | 1/0 | IO[5] |
| 22 | _ | VDDH | 62 | - 1 | CARDET | 102 | _ | VSSP(PLL) |
| 23 | I/O | D[12] (D [20]) | 63 | 0 | RXPWR | 103 | I/O | IO[1] |
| 24 | I/O | D[13] (D [21]) | 64 | I/O | IO[3] | 104 | - | VDDP(PLL) |
| 25 | _ | VSS | 65 | I/O | IO[2] | 105 | ı | CARD2WAIT* |
| 26 | I/O | D[14] (D [22]) | 66 | - | VSS | 106 | 0 | CARD2CSH* |
| 27 | I/O | D[15] (D [23]) | 67 | 0 | SPICLK | 107 | 0 | CARD2CSL* |
| 28 | _ | VDDL | 68 | 1 | SPIIN | 108 | I/O | IO[0] |
| 29 | I | ENDIAN | 69 | 0 | SPIOUT | 109 | - | VSS |
| 30 | NC | RESERVED | 70 | - | VDDLS | 110 | 0 | CARDIORD* |
| 31 | NC | RESERVED | 71 | 1 | TESTCPU | 111 | 0 | CARDIOWR* |
| 32 | NC | RESERVED | 72 | I | TESTIN | 112 | 0 | CARDREG* |
| 33 | _ | VSS | 73 | 0 | BCLK | 113 | - 1 | CARD1WAIT* |
| 34 | NC | RESERVED | 74 | I | TESTAIU | 114 | _ | VDDH |
| 35 | I/O | IO[12] | 75 | _ | VSS | 115 | 0 | CARDDIR* |
| 36 | _ | VDDLS 76 I VCC3 116 | | _ | VDDLS | | | |
| 37 | 0 | SIBMCLK 77 | | 0 | BC32K | 117 | 0 | CARD1CSL* |
| 38 | _ | VSS | 78 | _ | VDDL | 118 | 0 | CARD1CSH* |
| 39 | 0 | SIBSCLK | 79 | I | C32KIN | 119 | _ | VSS |
| 40 | 0 | SIBSYNC | 80 | 0 | C32KOUT | 120 | - 1 | MCS1WAIT* |

^{*}Active-low signal

⁽⁾ indicates the signal name in the Little endian mode

| NO. | I/O | SIGNAL NAME | NO. | I/O | SIGNAL NAME | NO. | I/O | SIGNAL NAME |
|-----|-----|----------------|-----|-----|---------------|-----|-----|-------------|
| 121 | ı | MCS0WAIT* | 161 | I/O | IO[4] | 201 | _ | VDDL |
| 122 | 0 | MCS1* | 162 | 0 | CS0* | 202 | 0 | DCKE |
| 123 | 0 | MCS0* | 163 | 0 | RD* | 203 | _ | VSS |
| 124 | 0 | CS3* | 164 | _ | VSS | 204 | 1 | DCLKIN |
| 125 | 0 | CS2* | 165 | - | VDDLS | 205 | 0 | DCLKOUT |
| 126 | 0 | CS1* | 166 | 0 | DGRNT* | 206 | _ | VDDH |
| 127 | _ | VDDL | 167 | | DREQ* | 207 | 0 | DQMH |
| 128 | 1 | SYSCLKIN | 168 | 0 | ALE | 208 | 0 | DQML |
| 129 | 0 | SYSCLKOUT | 169 | 0 | WE* | | | |
| 130 | _ | VSS | 170 | _ | VDDH | | | |
| 131 | _ | VSS | 171 | 1/0 | A[12] | | | |
| 132 | - | VDDLS | 172 | 1/0 | A[11] | | | |
| 133 | 1/0 | D[31] (D [7]) | 173 | ı | VSS | | | |
| 134 | I/O | D[30] (D [6]) | 174 | 9 | A[10] | | | |
| 135 | - | VSS | 175 | 1/0 | A[9] | | | |
| 136 | 1/0 | D[29] (D [5]) | 176 | ı | VDDL | | | |
| 137 | _ | VDDH | 177 | 1/0 | A[8] | | | |
| 138 | 1/0 | D[28] (D [4]) | 178 | 1/0 | A[7] | | | |
| 139 | 1/0 | D[27] (D [3]) | 179 | _ | VSS | | | |
| 140 | _ | VSS | 180 | I/O | A[6] | | | |
| 141 | I/O | D[26] (D [2]) | 181 | I/O | A[5] | | | |
| 142 | - | VSS | 182 | - | VDDH | | | |
| 143 | I/O | D[25] (D [1]) | 183 | I/O | A[4] | | | |
| 144 | _ | VDDLS | 184 | _ | VSS | | | |
| 145 | 1/0 | D[24] (D [0]) | 185 | I/O | A[3] | | | |
| 146 | 1/0 | D[23] (D [15]) | 186 | I/O | A[2] | | | |
| 147 | _ | VDDH | 187 | _ | VDDL | | | |
| 148 | 1/0 | D[22] (D [14]) | 188 | 1/0 | A[1] | | | |
| 149 | - | VSS | 189 | 1/0 | A[0] | | | |
| 150 | 1/0 | D[21] (D [13]) | 190 | _ | VSS | | | |
| 151 | _ | VDDH | 191 | _ | VSS | | | |
| 152 | 1/0 | D[20] (D [12]) | 192 | 0 | DCS0* | | | |
| 153 | 1/0 | D[19] (D [11]) | 193 | 0 | RAS1* | | | |
| 154 | _ | VSS | 194 | 0 | RAS0* | | | |
| 155 | 1/0 | D[18] (D [10]) | 195 | 0 | CAS3* (CAS0*) | | | |
| 156 | - | VDDLS | 196 | _ | VDDH | | | |
| 157 | 1/0 | D[17] (D [9]) | 197 | 0 | CAS2* (CAS1*) | | | |
| 158 | _ | VSS | 198 | 0 | CAS1* (CAS2*) | | | |
| 159 | 1/0 | D[16] (D [8]) | 199 | 0 | CAS0* (CAS3*) | | | |
| 160 | _ | VDDH | 200 | _ | VSS | | | |

^{*}Active-low signal

⁽⁾ indicates the signal name in the Little endian mode

4.2 PIN FUNCTIONS

Memory Pins

| NAME | I/O | DESCRIPTION |
|--------------|-----|---|
| D[31:0] | 1/0 | These pins are the data bus for the system. 16-bit SDRAMs and DRAMs should be connected to bits 15:0. All other 16-bit ports should be connected to bits 31:16. Of course, 32-bit ports should be connected to be bits 31:0. These pins are normally outputs and only become inputs during reads, thus no resistors are required since the bus will only float for a short period of time during bus turn-around. |
| A[12:0] | 0 | These pins are the address bus for the system. The address lines are multiplexed and can be connected directly to SDRAM and DRAM devices. To generate the full 26-bit address for static devices, an external latch must be used to latch the signals using the ALE signal. For static devices, address bits 25:13 are provided by the external latch and address bits 12:0 (directly connected from the TMPR3922U's address bus) are held afterward by the TMPR3922U for the remainder of the address bus cycle. |
| ALE | 0 | This pin is used as the address latch enable to latch A[12:0] using an external latch, for generating the upper address bits 25:13. |
| RD* | 0 | This pin is used as the read signal for static devices. This signal is asserted for reads from MC3*-0*, CS3*-0*, CARD2CS* and CARD1CS* for memory and attribute space, and for reads from the TMPR3922U accesses if SHOWDINO is enabled (for debugging purposes). |
| WE* | 0 | This pin is used as the write signal for system. This signal is asserted for writes to MC3*-0*, CS3*-0*, CARD2CS* and CARD1CS* for memory and attribute space, and for writes to DRAM and SDRAM. |
| CAS0*(WE0*) | 0 | This pin is used as the CAS signal for SDRAMs, the CAS signal for D[7:0] for DRAMs, and the write enable signal for D[7:0] for static devices. |
| CAS1*(WE1*) | 0 | This pin is used as the CAS signal for D[15:8] for DRAMs, and the write enable signal for D[15:8] for static devices. |
| CAS2*(WE2*) | 0 | This pin is used as the CAS signal for D[23:16] for DRAMs, and the write enable signal for D[23:16] for static devices. |
| CAS3*(WE3*) | 0 | This pin is used as the CAS signal for D[31:24] for DRAMs, and the write enable signal for D[31:24] for static devices. |
| RAS0* | 0 | This pin is used as the RAS signal for SDRAMs and the RAS signal for Bank0 DRAMs. |
| RAS1*(DCS1*) | 0 | This pin is used as the chip select signal for Bank1 SDRAMs and the RAS signal for Bank1 DRAMs. |

*Active-low signal

| 110145 | 110 | DECORIDATION |
|---------------|-----|---|
| NAME | I/O | DESCRIPTION |
| DCS0* | 0 | This pin is used as the chip select signal for Bank0 SDRAMs. |
| DCKE | 0 | This pin is used as the clock enable for SDRAMs. |
| DCLKIN | 1 | This pin must be tied externally to the DCLKOUT signal and is used to match |
| | | skew for the data input when reading from SDRAM and DRAM devices. |
| DCLKOUT | 0 | This pin is the (nominal) 73.728MHz clock for the SDRAMs. |
| DQMH | 0 | This pin is the upper data mask for a 16-bit SDRAM configuration. |
| DQML | 0 | This pin is the lower data mask for a 16-bit SDRAM or an 8-bit SDRAM |
| | | configuration. |
| CS3-0* | 0 | These pins are the Chip Select 3 through 0 signals. They can be configured to |
| | | support either 32-bit or 16-bit ports. |
| MCS1-0* | 0 | These pins are the Chip Select 1 through 0 signals for the external device. They |
| | | can be configured to support either 32-bit or 16-bit ports. |
| CARD2CSH*, L* | 0 | These pins are the Chip Select signals for PCMCIA card slot 2. |
| CARD1CSH*, L* | 0 | These pins are the Chip Select signals for PCMCIA card slot 1. |
| CARDREG* | 0 | This pin is the REG* signal for the PCMCIA cards. |
| CARDIORD* | 0 | This pin is the IORD* signal for the PCMCIA IO cards. |
| CARDIOWR* | 0 | This pin is the IOWR* signal for the PCMCIA IO cards. |
| CARDDIR* | 0 | This pin is used to provide the direction control for bi-directional data buffers |
| | | used for the PCMCIA slot(s). This signal will assert whenever CARD2CSH* or |
| | | CARD2CSL* or CARD1CSH* or CARD1CSL* is asserted and a read transaction |
| | | is taking place. |
| CARD2WAIT* | - | This pin is the card wait signal from PCMCIA card slot 2. |
| CARD1WAIT* | I | This pin is the card wait signal from PCMCIA card slot 1. |
| MCS1WAIT* | ı | This pin is the wait signal from the external device 1. |
| MCS0WAIT* | ı | This pin is the wait signal from the external device 0. |

^{*}Active-low signal

• Bus Arbitration Pins

| NAME | I/O | DESCRIPTION |
|--------|-----|---|
| DREQ* | I | This pin is used to request external arbitration. If the TESTAIU signal is high and the TESTAIU function has been enabled, then once DGRNT* is asserted, external logic can initiate reads or writes to the TMPR3922U registers by driving the appropriate input signals. If the TESTAIU signal is low or the TESTAIU function has not been enabled, then the TMPR3922U memory transactions are halted and certain memory signals will be tri-stated when DGRNT* is asserted in order to allow an external master to access memory. |
| DGRNT* | 0 | This pin is asserted in response to DREQ* to inform the external test logic or bus master that it can now begin to drive signals. |

^{*}Active-low signal

• Clock Pins

| NAME | I/O | DESCRIPTION |
|-----------|-----|---|
| SYSCLKIN | I | This pin should be connected along with SYSCLKOUT to an external crystal |
| | | which is the main TMPR3922U clock source. |
| SYSCLKOUT | 0 | This pin should be connected along with SYSCLKIN to an external crystal which |
| | | is the main TMPR3922U clock source. |
| C32KIN | ı | This pin along with C32KOUT should be connected to a 32.768 kHz crystal. |
| C32KOUT | 0 | This pin along with C32KIN should be connected to a 32.768 kHz crystal. |
| C6MIN | 1 | This pin along with C6MOUT should be connected to a 6 MHz crystal. |
| C6MOUT | 0 | This pin along with C6MIN should be connected to a 6 MHz crystal. |
| C48MOUT | 0 | This pin is a buffered output of the 48 MHz clock. |
| BC32K | 0 | This pin is a buffered output of the 32.768 kHz clock. |
| BCLK | 0 | This pin is a reference clock for the external device. |

• CHI Pins

| NAME | I/O | DESCRIPTION |
|---------|-----|--|
| CHIFS | I/O | This pin is the CHI frame synchronization signal. This pin is available for use in one of two modes. As an output, this pin allows the TMPR3922U to be the master CHI sync source. As an input, this pin allows an external peripheral to be the master CHI sync source and the TMPR3922U CHI module will slave to this external sync. |
| CHICLK | I/O | This pin is the CHI clock signal. This pin is available for use in one of two modes. As an output, this pin allows the TMPR3922U to be the master CHI clock source. As an input, this pin allows an external peripheral to be the master CHI clock source and the TMPR3922U CHI module will slave to this external clock. |
| CHIDOUT | 0 | This pin is the CHI serial data output signal. |
| CHIDIN | 1 | This pin is the CHI serial data inaut signal. |

• IO Pins

| NAME | I/O | DESCRIPTION |
|----------|-----|---|
| IO[15:0] | I/O | These pins are general purpose input/output ports. Each port can be |
| | | independently programmed as an input or output port. Each port can generate a |
| | | separate positive and negative edge interrupt. Each port can also be |
| | | independently programmed to use a 16 to 24ms debouncer. |

· Reset Pins

| NAME | I/O | DESCRIPTION |
|---------|-----|---|
| CPURES* | I | This pin is used to reset the CPU core. This pin should be connected to a switch for initiating a reset in the event that a software problem might hang the CPU core. The pin should also be pulled up to VSTANDBY† through an external pull-up resistor. |
| PON* | I | This pin serves as the Power On Reset signal for the TMPR3922U. This signal must remain low when VSTANDBY is asserted until VSTANDBY is stable. Once VSTANDBY† is asserted, this signal should never go low unless all power is lost in the system. |

† VSTANDBY :

This signal provides power for the TMPR3922U and other components in the system that must never lose power. This signal should always be asserted if there is either a good Main Backup Battery, or if a Battery Charger is plugged in.

· Power Supply Pins

| NAME | I/O | DESCRIPTION |
|--------|-----|---|
| ONBUTN | I | This pin is used as the On Button for the system. Asserting this signal will cause PWRCS to set to indicate to the System Power Supply to turn power on to the system. PWRCS will not assert if the PWROK signal is low. |
| PWRCS | 0 | This pin is used as the chip select for the System Power Supply. When the system is off, the assertion of this signal will cause the System Power Supply to turn VCCDRAM†† and VCC3 on to power up the system. The Power Supply will latch SPI commands on the falling edge of PWRCS. |
| PWROK | I | This pin provides a status from the System Power Supply that there is a good source of power in the system. This signal typically will be asserted if there is a Battery Charger supplying current or if the Main Battery is good and the Battery Door is closed. If PWROK is low when the system is powered off, PWRCS will not assert as a result of the user pressing the ONBUTN or an interrupt attempting to wake up the system. If the device is on when the PWROK signal goes low, the software will immediately shut down the system since power is about to be lost. When PWROK goes low, there must be ample warning so that the software can shut down the system before power is actually lost. |
| PWRINT | I | This pin is used by the System Power Supply to alert the software that some status has changed in the System Power Supply and the software should read the status from the System Power Supply to find out what has changed. These will be low priority events, unlike the PWROK status, which is a high priority emergency case. |
| VCC3 | I | This pin provides the status of the power supply for the ROM, TC35143F, system buffers, and other transient components in the system. This signal will be asserted by the System Power Supply when PWRCS is asserted, and will always be turned off when the system is powered down. |

†† VCCDRAM:

This signal provides power for the DRAM and/or SDRAM. This supply must be off when VSTANDBY is first asserted, and remain off until the system is powered up by the assertion of PWRCS. When the software subsequently powers down the system it may choose to keep this supply on to preserve the contents of memory.

• SIB Pins

| NAME | I/O | DESCRIPTION |
|---------|-----|--|
| SIBDIN | I | This pin contains the input data shifted from TC35143F and/or external codec device. |
| SIBDOUT | 0 | This pin contains the output data shifted to TC35143F and/or external codec device. |
| SIBSCLK | 0 | This pin is the serial clock sent to TC35143F and/or external codec device. The programmable SIBSCLK rate is derived by dividing down from SIBMCLK. |
| SIBSYNC | 0 | This pin is the frame synchronization signal sent to TC35143F and/or external codec device. This frame sync is asserted for one clock cycle immediately before each frame starts and all devices connected to the SIB monitor SIBSYNC to determine when they should transmit or receive data. |
| SIBIRQ | 1 | This pin is a general purpose input port used for the SIB interrupt source from TC35143F. This interrupt source can be configured to generate an interrupt on either a positive and/or negative edge. |
| SIBMCLK | I/O | This pin is the master clock source for the SIB logic. This pin is available for use in one of two modes. First, SIBMCLK can be configured as a high-rate output master clock source required by certain external codec devices. In this mode all SIB clocks are synchronously slaved to the main TMPR3922U system clock CLK2X. Conversely, SIBMCLK can be configured as an input slave clock source. In this mode, all SIB clocks are derived from an external SIBMCLK oscillator source, which is asynchronous with respect to CLK2X. Also, for this mode, SIBMCLK can still be optionally used as a high-rate master clock source required by certain external codec devices. |

• SPI Pins

| NAME | I/O | DESCRIPTION |
|--------|-----|--|
| SPICLK | I/O | This pin is used to clock data in and out of either the SPI master or slave device. This pin is the master clock source for the SPI logic. This pin is available for use in one of two modes. First, SPICLK can be configured as a master clock source required by certain external devices. In this mode all SPI clocks are synchronously slaved to the main TMPR3922U system clock FREECLK. Conversely, SPICLK can be configured as an input slave clock source. In this mode, all SPI clocks are derived from an external oscillator source, which is asynchronous with respect to FREECLK. |
| SPIOUT | 0 | This pin contains the data that is shifted into the SPI slave device . |
| SPIIN | I | This pin contains the data that is shifted out of the SPI slave device. |

• UART and SIR/FIR Pins

| NAME | I/O | DESCRIPTION |
|--------|-----|--|
| TXD | 0 | This pin is the UART transmit signal from the UARTA module. |
| RXD | ı | This pin is the UART receive signal to the UARTA module. |
| IROUT | 0 | This pin is the UART transmit signal from the UARTB module or the Consumer IR |
| | | output signal if Consumer IR mode is enabled. |
| IRINA | ı | This pin is the SIR receive signal to the IRDA(FIR/SIR) module. |
| IRINB | 1 | This pin is the FIR receive signal to the IRDA(FIR/SIR) module. |
| RXPWR | 0 | This pin is the receiver power output control signal to the external communication |
| | | IR analog circuitry. |
| CARDET | 1 | This pin is the UART receive signal to the UARTB module or is the carrier detect |
| | | input signal from the external communication IR analog circuitry if Consumer IR |
| | | module is enabled. |
| FIROUT | 0 | This pin is the FIR/SIR transmit signal from the IRDA(FIR/SIR) module. |

Endianess Pins

| NAME | I/O | DESCRIPTION | | |
|--------|-----|---|--|--|
| ENDIAN | 1 | This pin is used to select the endianess of the TMPR3922U. The "1" level input | | |
| | | sets the endianess to the big endian, while the "0" level input to the little endian. | | |

• Test Pins

| NAME | I/O | DESCRIPTION | | | |
|---------|-----|--|--|--|--|
| TESTAIU | 1 | This pin is used to define if the Boot ROM is 16 or 32 bits wide. If the TESTAIU pin | | | |
| | | is asserted during reset, the BIU will assume a 32-bit Boot ROM. The TESTAIU | | | |
| | | pin should remain static (either high or low). | | | |
| TESTCPU | 1 | This pin is used for debugging purposes only. Then the TESTCPU should not be | | | |
| | | asserted. | | | |
| TESTIN | 1 | This pin is used for debugging purposes only. Then the TESTIN should not be | | | |
| | | asserted. | | | |

Spare Pins

| NAME | 1/0 | DESCRIPTION |
|----------|-----|--|
| RESERVED | NC | These pins are reserved for future use and should be left unconnected. |

• Power Supply Pins

| NAME | I/O | DESCRIPTION |
|-----------|-----|--|
| VDDH | > | These pins are the power pins for the TMPR3922U.(+3.3V) |
| VDDL | ٧ | These pins are the power pins for the TMPR3922U.(+2.5V) |
| VDDLS | V | These pins are the power pins for the TMPR3922U.(+2.5V) In the suspend mode |
| | | these pins should be 0V. |
| VSS | G | These pins are the ground pins for the TMPR3922U. |
| VDDP | ٧ | This pin is the analog power pin for the TMPR3922U. Keep away from other VDD. |
| (for PLL) | | |
| VSSP | G | This pin is the analog ground pin for the TMPR3922U. Keep away from other VSS. |
| (for PLL) | | |

4.3 PIN USAGE INFORMATION

This section contains tables summarizing various aspects of the pin usage for the TMPR3922U. TABLE 4.3a lists the standard versus multi-function usage for each TMPR3922U pin, if applicable. Those signal names shown in parentheses are test signals for debugging purposes only. The column showing the multi-function select signal and reset state indicates the internal control signal used to select the multi-function mode, as well as the default configuration of each multi-function pin during reset. The "Bus Arb State" column shows which pins are tri-stated whenever the DGRNT* signal is asserted in response to a DREQ*(external bus arbitration request).

TABLE 4.3a TMPR3922U STANDARD and MULTI-FUNCTION PIN USAGE

| TABLE 4 | TOTAL TRIPESTATE | TAND AND MOLTI | -FUNCTION PIN USAG | <u> </u> |
|---------------|---|----------------|--|---------------------|
| TMPR3922U pin | Standard Function (I = input, O = output) | Multi-function | Multi-function select (Reset State: 1 = multi-function mode selected; 0 = standard function & mode selected) | Bus Arb State |
| D[31:0] | D[31:0] (I/O) | | | Hi-Z |
| A[12:0] | A[12:0] (I/O) | | | |
| ALE | ALE (O) | | | Hi-Z |
| RD* | RD* (O) | | | Hi-Z |
| WE* | WE* (O) | | | Hi-Z |
| CAS0* (WE0*) | CAS0* (O) | | | Hi-Z |
| CAS1* (WE1*) | CAS1* (O) | | | Hi-Z |
| CAS2* (WE2*) | CAS2* (O) | | | Hi-Z |
| CAS3* (WE3*) | CAS3* (O) | | | Hi-Z |
| RAS0* | RAS0* (O) | | | Hi-Z |
| RAS1* (DCS1*) | RAS1* (O) | | | Hi-Z |
| DCS0* | DCS0* (O) | | | Hi-Z |
| DCKE | DCKE (O) | | | Hi-Z |
| DCLKIN | DCLKIN (I) | | | |
| DCLKOUT | DCLKOUT (O) | | | Hi-Z |
| DQMH | DQMH (O) | | | Hi-Z |
| DQML | DQML (O) | | | Hi-Z |
| DREQ* | DREQ* (I) | MIO[27] | MIOSEL[27] (0) | |
| DGRNT* | DGRNT* (O) | MIO[26] | MIOSEL[26] (0) | |
| SYSCLKIN | SYSCLKIN (I) | | | |
| SYSCLKOUT | SYSCLKOUT (O) | | | |
| C32KIN | C32KIN (I) | | | |
| C32KOUT | C32KOUT (O) | | | |
| C6MIN | C6MIN (I) | | | |
| C6MOUT | C6MOUT (O) | | | |
| C48MOUT | C48MOUT (O) | | | |
| BC32K | BC32K(O) | MIO[25] | MIOSEL[25] (1) | |
| BCLK | BCLK (O) | | | |

| TMPR3922U pin | Standard Function (I = input, O = output) | Multi-function | Multi-function select (reset state: 1 = Multi-function Mode selected; 0 = Standard function & mode selected) | Bus Arb State |
|---------------|--|----------------|--|---------------------|
| PWRCS | PWRCS (O) | | | |
| PWRINT | PWRINT (I) | | | |
| PWROK | PWROK (I) | | | |
| ONBUTN | ONBUTN (I) | | | |
| CPURES* | CPURES* (I) | | | |
| PON* | PON* (I) | | | |
| TXD | TXD (O) | MIO[24] | MIOSEL[24] (0) | |
| RXD | RXD (I) | MIO[23] | MIOSEL[23] (0) | |
| CS0* | CS0* (O) | | | Hi-Z |
| CS1* | CS1* (O) | MIO[22] | MIOSEL[22] (0) | |
| CS2* | CS2* (O) | MIO[21] | MIOSEL[21] (0) | |
| CS3* | CS3* (O) | MIO[20] | MIOSEL[20] (0) | |
| MCS0* | MCS0* (O) | MIO[19] | MIOSEL[19] (0) | |
| MCS1* | MCS1* (O) | MIO[18] | MIOSEL[18] (0) | |
| MCS0WAIT* | MCS0WAIT* (I) | MIO[0] | MIOSEL[0] (0) | |
| MCS1WAIT* | MCS1WAIT* (I) | MIO[1] | MIOSEL[1] (0) | |
| CHIFS | CHIFS (I/O) | MIO[31] | MIOSEL[31] (1) | |
| CHICLK | CHICLK (I/O) | MIO[30] | MIOSEL[30] (1) | |
| CHIDOUT | CHIDOUT (O) | MIO[29] | MIOSEL[29] (1) | |
| CHIDIN | CHIDIN (I) | MIO[28] | MIOSEL[28] (1) | |
| VCC3 | VCC3 (I) | | | |
| IO15 | IO15 (I/O) | | | |
| IO14 | IO14 (I/O) | | | |
| IO13 | IO13 (I/O) | | | |
| IO12 | IO12 (I/O) | | | |
| IO11 | IO11 (I/O) | | | |
| IO10 | IO10 (I/O) | | | |
| IO9 | IO9 (I/O) | | | |
| 108 | IO8 (I/O) | | | |
| 107 | IO7 (I/O) | | | |
| 106 | IO6 (I/O) | | | |
| IO5 | IO5 (I/O) | | | |
| 104 | IO4 (I/O) | | | |
| 103 | IO3 (I/O) | | | |
| IO2 | IO2 (I/O) | | | |
| IO1 | IO1 (I/O) | | | |
| 100 | IO0 (I/O) | | | |
| SPICLK | SPICLK (I/O) | MIO[15] | MIOSEL[15] (0) | |
| SPIOUT | SPIOUT (O) | MIO[14] | MIOSEL[14] (0) | |
| SPIIN | SPIIN (I) | MIO[13] | MIOSEL[13] (0) | |

| TMPR3922U pin | standard function (I = input, O = output) | multi-function | multi-function select (reset state: 1 = multi-functzon mode selected; 0 = standard function & mode selected) | Bus Arb State |
|---------------|--|----------------|--|---------------------|
| SIBSYNC | SIBSYNC (O) | | | |
| SIBDOUT | SIBDOUT (O) | | | |
| SIBDIN | SIBDIN (I) | | | |
| SIBMCLK | SIBMCLK (I/O) | MIO[12] | MIOSEL[12] (0) | |
| SIBSCLK | SIBSCLK (O) | | | |
| SIBIRQ | SIBIRQ (I) | | | |
| RXPWR | RXPWR (O) | MIO[17] | MIOSEL[17] (1) | |
| CARDET | CARDET (I) | | | |
| IROUT | IROUT (O) | MIO[16] | MIOSEL[16] (1) | |
| IRINA | IRINA (I) | | | |
| IRINB | IRINB (I) | | | |
| FIROUT | FIROUT (O) | | | |
| TESTAIU | TESTAIU (I) | | | |
| TESTCPU | TESTCPU (I) | | | |
| TESTIN | TESTIN (I) | | | |
| CARDREG* | CARDREG*(O) | MIO[11] | MIOSEL[11] (1) | |
| CARDIOWR* | CARDIOWR* (O) | MIO[10] | MIOSEL[10] (1) | |
| CARDIORD* | CARDIORD* (O) | MIO[9] | MIOSEL[9] (1) | |
| CARD1CSL* | CARD1CSL* (O) | MIO[8] | MIOSEL[8] (1) | |
| CARD1SCH* | CARD1CSH* (O) | MIO[7] | MIOSEL[7] (1) | |
| CARD2CSL* | CARD2CSL* (O) | MIO[6] | MIOSEL[6] (1) | |
| CARD2CSH* | CARD2CSH* (O) | MIO[5] | MIOSEL[5] (1) | |
| CARD1WAIT* | CARD1WAIT* (I) | MIO[4] | MIOSEL[4] (1) | |
| CARD2WAIT* | CARD2WAIT* (I) | MIO[3] | MIOSEL[3] (1) | |
| CARDDIR* | CARDDIR* (O) | MIO[2] | MIOSEL[2] (1) | |
| ENDIAN | ENDIAN (I) | | | |
| VDDH | +3.3V | | | |
| VDDL | +2.5V | | | |
| VDDLS | + 2.5 V / GND | | | |
| VDDP | +2.5V | | | |
| VSS | GND | | | |
| VSSP | GND | | | |

TABLE 4.3b lists various power-down states and conditions for each TMPR3922U pin. The "Power-Down Control" column shows the conditions which trigger a power-down for each respective pin. This column also shows the reset state for each of these conditions.

The "PON* state" column defines the state of each pin at power-on reset (PON*). This condition is defined as initial power up of the TMPR3922U, whereby the TMPR3922U is initialized and the TMPR3922U pins are reset to the state shown in the table. This state is entered after power is applied for the very first time (VSTANDBY is turned on but VCC3 is still turned off).

The "1st-time power-up state" column defines the state of each pin after power-up mode (RUNNING STATE) is executed for the first time. This mode is defined as VCC3 applied to the entire system and is initiated by the user pressing the ONBUTN while in the power-on reset (PON*) state. Note that the defined state of various pins for 1st-time power-up may depend on the configuration of external devices attached to these pins. After 1st-time power-up, the software could change the state of various pins to be different from those shown in the table. Thereafter, subsequent transitions from SLEEP STATE to RUNNING STATE might result in different states for these pins.

The "power-down state" column defines the state of each pin during power-down mode (SLEEP STATE). This mode is defined as VCC3 turned off to the entire system, except for the TMPR3922U (RTC and interrupts alive) and any persistent memory.

TABLE 4.3b TMPR3922U POWER-DOWN PIN USAGE

| TMPR3922U pin | Power-Down Control powerdown = (vccon & vcc3)* (reset state) | PON* state | 1st time power-up state | power-down state |
|---------------|--|------------|-------------------------------|---------------------|
| D[31:0] | MEMPOWERDOWN | LOW | LOW | LOW |
| A[12:0] | MEMPOWERDOWN | LOW | LOW | LOW |
| ALE | | LOW | LOW | LOW |
| RD* | POWERDOWN | LOW | HI | LOW |
| WE* | MEMPOWERDOWN | LOW | LOW | LOW |
| CAS0* (WE0*) | MEMPOWERDOWN | LOW | LOW | LOW |
| CAS1* (WE1*) | MEMPOWERDOWN | LOW | LOW | LOW |
| CAS2* (WE2*) | MEMPOWERDOWN | LOW | LOW | LOW |
| CAS3* (WE3*) | MEMPOWERDOWN | LOW | LOW | LOW |
| RAS0* | MEMPOWERDOWN | LOW | LOW | LOW |
| RAS1* (DCS1*) | MEMPOWERDOWN | LOW | LOW | LOW |
| DCS0* | MEMPOWERDOWN | LOW | LOW | LOW |
| DCKE | MEMPOWERDOWN | LOW | LOW | LOW |
| DCLKIN | | | | |
| DCLKOUT | MEMPOWERDOWN | LOW | LOW | LOW |
| DQMH | MEMPOWERDOWN | LOW | LOW | LOW |
| DQML | MEMPOWERDOWN | LOW | LOW | LOW |
| DREQ* | POWERDOWN & MIOPD[27] (1) | PULL-DOWN | IN | SELECTABL E |
| DGRNT* | POWERDOWN & MIOPD[26] (0) | LOW | HI | SELECTABL E |
| SYSCLKIN | POWERDOWN | OSC OFF | OSC ON | OSC OFF |
| SYSCLKOUT | POWERDOWN | OSC OFF | OSC ON | OSC OFF |
| C32KIN | | OSC ON | OSC ON | OSC ON |
| C32KOUT | | OSC ON | OSC ON | OSC ON |
| C6MIN | POWERDOWN | OSC OFF | OSC ON | OSC OFF |
| C6MOUT | POWERDOWN | OSC OFF | OSC ON | OSC OFF |
| C48MOUT | POWERDOWN | LOW | LOW | LOW |
| BC32K | POWERDOWN & MIOPD[25] (1) | PULL-DOWN | IN | SELECTABL E |
| BCLK | POWERDOWN | LOW | LOW | LOW |

| TMPR3922U pin | Power-Down Control powerdown = (vccon & vcc3)* (reset state) | PON* state | 1st time power-up state | power-down state |
|---------------|--|------------|-------------------------------|---------------------|
| PWRCS | | LOW | HI | LOW |
| PWRINT | | | | |
| PWROK | | | | |
| ONBUTN | | | | |
| CPURES* | | | | |
| PON* | | | | |
| TXD | POWERDOWN & MIOPD[24] (0) | LOW | LOW | SELECTABL E |
| RXD | POWERDOWN & MIOPD[23] (1) | PULL-DOWN | IN | SELECTABL E |
| CS0* | POWERDOWN | PULL-DOWN | HI | PULL-DOWN |
| CS1* | POWERDOWN & MIOPD[22] (1) | PULL-DOWN | HI | SELECTABL E |
| CS2* | POWERDOWN & MIOPD[21] (1) | PULL-DOWN | HI | SELECTABL E |
| CS3* | POWERDOWN & MIOPD[20] (1) | PULL-DOWN | HI | SELECTABL E |
| MCS0* | POWERDOWN & MIOPD[19] (0) | IN | IN | SELECTABL E |
| MCS1* | POWERDOWN & MIOPD[18] (0) | IN | IN | SELECTABL E |
| MCS0WAIT* | POWERDOWN & MIOPD[1] (0) | IN | IN | SELECTABL E |
| MCS1WAIT* | POWERDOWN & MIOPD[0] (0) | IN | IN | SELECTABL E |
| CHIFS | POWERDOWN & MIOPD[31] (1) | PULL-DOWN | IN | SELECTABL E |
| CHICLK | POWERDOWN & MIOPD[30] (1) | PULL-DOWN | IN | SELECTABL E |
| CHIDOUT | POWERDOWN & MIOPD[29] (1) | PULL-DOWN | IN | SELECTABL E |
| CHIDIN | POWERDOWN & MIOPD[28] (1) | PULL-DOWN | IN | SELECTABL E |
| VCC3 | POWERDOWN | PULL-DOWN | | PULL-DOWN |
| IO15 | POWERDOWN & IOPD[15] (1) | POLL-DOWN | IN | SELECATBL E |
| IO14 | POWERDOWN & IOPD[14] (1) | PULL-DOWN | IN | SELECATBL E |
| IO13 | POWERDOWN & IOPD[13] (1) | PULL-DOWN | IN | SELECATBL E |
| IO12 | POWERDOWN & IOPD[12] (1) | PULL-DOWN | IN | SELECATBL E |
| IO11 | POWERDOWN & IOPD[11] (1) | PULL-DOWN | IN | SELECTABL E |

| IO10 | POWERDOWN & IOPD[10] (1) | PULL-DOWN | IN | SELECTABL |
|--------|---------------------------|-----------|-----|-----------|
| | | | | E |
| 109 | POWERDOWN & IOPD[9] (1) | PULL-DOWN | IN | SELECTABL |
| | | | | E |
| IO8 | POWERDOWN & IOPD[8] (1) | PULL-DOWN | IN | SELECTABL |
| | | | | E |
| 107 | POWERDOWN & IOPD[7] (1) | PULL-DOWN | IN | SELECTABL |
| | | | | E |
| 106 | POWERDOWN & IOPD[6] (1) | PULL-DOWN | IN | SELECTABL |
| | | | | E |
| IO5 | POWERDOWN & IOPD[5] (1) | PULL-DOWN | IN | SELECTABL |
| | | | | E |
| 104 | POWERDOWN & IOPD[4] (1) | PULL-DOWN | IN | SELECTABL |
| | | | | E |
| IO3 | POWERDOWN & IOPD[3] (1) | PULL-DOWN | IN | SELECTABL |
| | | | | E |
| 102 | POWERDOWN & IOPD[2] (1) | PULL-DOWN | IN | SELECTABL |
| | | | | E |
| IO1 | POWERDOWN & IOPD[1] (1) | PULL-DOWN | IN | SELECTABL |
| | | | | E |
| 100 | POWERDOWN & IOPD[0] (1) | PULL-DOWN | IN | SELECTABL |
| | | | | E |
| SPICLK | POWERDOWN & MIOPD[15] (0) | LOW | LOW | SELECTABL |
| | | | | E |
| SPIOUT | POWERDOWN & MIOPD[14] (0) | LOW | LOW | SELECTABL |
| | | | | E |
| SPIIN | POWERDOWN & MIOPD[13] (1) | PULL-DOWN | | SELECTABL |
| | | | | E |

| TMPR3922U pin | Power-Down Control powerdown = (vccon & vcc3)* | PON* state | 1st time power-up | power-down state |
|---------------|--|------------|----------------------|---------------------|
| 0/20/4/0 | (reset state) | 1011 | state | 1.014 |
| SIBSYNC | POWERDOWN | LOW | LOW | LOW |
| SIBDOUT | POWERDOWN | LOW | LOW | LOW |
| SIBDIN | POWERDOWN | PULL-DOWN | ••• | PULL-DOWN |
| SIBMCLK | POWERDOWN & MIOPD[12] (1) | PULL-DOWN | IN | SELECTABL E |
| SIBSCLK | POWERDOWN | LOW | LOW | LOW |
| SIBIRQ | POWERDOWN | PULL-DOWN | | PULL-DOWN |
| RXPWR | POWERDOWN & MIOPD[17] (0) | PULL-DOWN | IN | SELECTABL E |
| IROUT | POWERDOWN & MIOPD[16] (0) | PULL-DOWN | IN | SELECTABL E |
| CARDET | POWERDOWN | PULL-DOWN | Х | PULL-DOWN |
| IRINA | | | | |
| IRINB | | | | |
| FIROUT | POWERDOWN | LOW | LOW | LOW |
| TESTAIU | | | | |
| TESTCPU | | | | |
| TESTIN | | | | |
| CARDREG* | POWERDOWN & MIOPD[11] (1) | PULL-DOWN | IN | SELECTABL E |
| CARDIOWR* | POWERDOWN & MIOPD[10] (1) | PULL-DOWN | IN | SELECTABL E |
| CARDIORD* | POWERDOWN & MIOPD[9] (1) | PULL-DOWN | IN | SELECTABL E |
| CARD1CSL* | POWERDOWN & MIOPD[8] (1) | PULL-DOWN | IN | SELECTABL E |
| CARD1CSH* | POWERDOWN & MIOPD[7] (1) | PULL-DOWN | IN | SELECTABL E |
| CARD2CSL* | POWERDOWN & MIOPD[6] (1) | PULL-DOWN | IN | SELECTABL E |
| CARD2CSH* | POWERDOWN & MIOPD[5] (1) | PULL-DOWN | IN | SELECTABL E |
| CARD1WAIT* | POWERDOWN & MIOPD[4] (1) | PULL-DOWN | IN | SELECTABL E |
| CARD2WAIT* | POWERDOWN & MIOPD[3] (1) | PULL-DOWN | IN | SELECTABL E |
| CARDDIR* | POWERDOWN & MIOPD[2] (1) | PULL-DOWN | IN | SELECTABL E |
| ENDIAN | | | | |
| VDDH | | | | |
| VDDL | | | | |
| VDDLS | | | | |
| VDDP | | | | |

| VSS | | |
|------|--|--|
| VSSP | | |

TENTATIVE

5. FUNCTION SPECIFICATIONS

5.1 OUTLINE

The TMPR3922U consists of PDA system support logic, integrated with the TX3920 Processor Core designed by Toshiba. For details of the system support logic and the TX3920 processor Core, refer to the TMPR3922U User's manual and TX39 family user's manual, respectively.

5.2 TX3920 PROCESSOR CORE

The TX3920 processor core is a Toshiba-developed microprocessor core based on the R3000A RISC architecture developed by The MIPS Group, a division of Silicon Graphics, Inc. of the United States.

5.2.1 INSTRUCTIONS

All TX3920 Processor Core instructions are 32-bit instructions. Apart from some coprocessor instructions, the instructions are upwardly compatible with the R3000A. The TX3920 Processor Core instructions can be classified into six types.

- · Load and store instructions
 - Transfer data between memory and general-purpose registers.
- · Computational instructions
 - These include arithmetic, logical, shift, multiply, divide, and multiply-add instructions. The multiply-add instructions are extensions to the R3000A. The multiply instructions can also be used as three-operand instructions.
- Special instructions
 - Used for system call or break point.
- Jump and branch instructions
 - Change the control flow of a program. The Branch-Likely instruction is provided as an extension to the R3000A.
- Coprocessor instructions
 - Perform operations for coprocessors. The R3000A LWCz and SWCz instructions are reserved instructions in the TX3920 Processor Core. Attempting execution generates a reserved instruction exception. Note that the COPz, CTCz and MTCz instructions are no-operation instructions, the CFCz and MFCz instructions load undefined data to general purpose registers (rt) in the TMPR3922U.
- System control coprocessor instructions
 - Perform operations on the CP0 registers to manipulate the memory management and exception handling functions of the processor.

TENTATIVE

5.2.2 REGISTERS

The TX3920 Processor Core has following registers.

- 32 general purpose registers (32-bit)
- HI/LO registers

Hold the result of multiply and divide operation

- PC (Program Counter)
- · Cause register

Indicates the nature of the most recent exception

• EPC (Exception Program Counter) register

Holds the program counter at the time the exception occurred, indicating the address where processing is to resume after the exception processing is completed.

Status register

Holds the operating mode status (user mode or kernel mode), interrupt masking status, diagnosis status and other such information.

• BadVAddr (Bad Virtual Address) register

Holds the most recent virtual address for which a virtual address translation error occurred.

· PRId register

Shows the revision number of the TX3920 Processor Core. (PRId:0x00002230)

Cache register

Controls the instruction cache (reserved) and the data cache auto-lock bits.

· Config register

Some configuration options.

- Context register
- Entry HI/LO register
- Index register
- · Tag LO register
- · Random register

TLB Random index.

· Page Mask register

Hold a comparison mask that sets the variable page sige for each TLB entry.

· Wired register

TLB Wired boundary.

• Debug register

Control software debug exception.

DEPC

Program counter for software debug exception.

TENTATIVE

5.2.3 MEMORY MANAGEMENT

The TX3920 Processor Core has a 4G-byte memory address space. The 4G-byte memory space consists of a 2G-byte user area and a 2G-byte kernel area. The kernel area contains a cache area and an uncache area. The TX3920 Processor Core provides a full-featured memory management unit (MMU) utilizing an on-chip Translation Lookaside Buffer (TLB). The on-chip TLB majur characteristics are:

- 64×64-bit wide entries
- 4K / 16K / 64K / 256K / 1M / 4M page size
- · fully associative
- · 2 entry micro TLB for instruction address translation
- instruction address translation accesses full TLB after micro-TLB miss
- · data address translation accesses full TLB

5.2.4 PIPELINE

The TX3920 Processor Core pipeline consists of five stages. The pipeline configuration enables the TX3920 Processor Core to execute nearly all instructions in one clock.

5.2.5 CACHE

The TMPR3922U incorporates a 16K-byte instruction cache and an 8K-byte data cache. The instruction cache uses two-way set-associative mapping with a block size of 16 bytes. The data cache uses two-way set-associative mapping with a block size of four bytes. Both data and Instruction cache have a lock function that locks data in one direction. Either copy-back or write-through method is used to write data back to memory.

5.2.6 DSP FUNCTION

The TX3920 Processor Core has a high-speed multiplier/accumulator and supports 32-bit × 32-bit multiplier operations, with 64-bit accumulator in one cycle.

5.3 PERIPHERAL FUNCTIONS

5.3.1 CLOCK GENERATOR

The TMPR3922U uses an internal PLL and an external crystal oscillator to generate a clock with 16 times the input clock frequency. The PLL oscillation can be halted externally to reduce power dissipation.

5.3.2 WRITE BUFFER

The TMPR3922U incorporates a four-stage write buffer.

TENTATIVE

5.3.3 BUS INTERFACE UNIT (BIU) MODULE

The TMPR3922U has a Bus Interface Unit with the following features.

- supports 2 Banks of SDRAM and/or DRAM(EDO)
 - 16-bit or 32-bit SDRAM configuration
 - 16-bit or 32-bit DRAM(EDO) configuration
 - 4 Mbit, 16 Mbit and 64 Mbit parts supported
 - · page mode reads and writes supported
 - · independent refresh counters for each bank
 - · self refreshing parts supported to retain memory when system is powered down
- 4 general purpose chip selects (CS3*-CS0*)
 - 16-bit or 32-bit ports
 - · programmable wait states
 - read page mode
- 2 general purpose chip selects (MCS1*- MCS0*)
 - 16-bit or 32-bit ports
 - programmable wait states
 - · read page mode
 - · WAIT signal supported
- 2 full PCMCIA slots
 - 8-bit or 16-bit ports
 - IORD and IOWR provided to support I/O cards
 - · WAIT signal supported

5.3.4 SYSTEM INTERFACE UNIT (SIU) MODULE

The TMPR3922U has a System Interface Unit with the following features.

- multi-channel 32-bit DMA controller
- independent DMA controller for SIB to/from TC35143F audio/telecom codecs, high-speed serial port, IRDA, UART, and general purpose UART
- · address decoding for the internal registers

5.3.5 CLOCK MODULE

The TMPR3922U has a Clock module with the following features.

- The TMPR3922U supports system-wide single crystal configuration, besides the 32 kHz RTC X'tal (reduces cost, power, and board space)
- · common crystal rate divided to generate clock for CPU, sound, telecom, UARTs, etc.
- independent enabling or disabling of individual clocks under software control, for power management

TENTATIVE

TMPR3922U

5.3.6 CONCENTRATION HIGHWAY INTERFACE (CHI) MODULE

The TMPR3922U has a CHI module with the following features.

- high-speed serial Concentration Highway Interface (CHI) contains logic for interfacing to external full-duplex serial time-division-multiplexed (TDM) communication peripherals
- supports ISDN line interface chips and other PCM/TDM serial devices
- CHI interface is programmable (number of channels, frame rate, bit rate, etc.) to provide support for a variety of formats
- supports data rates up to 4.096 Mbps
- · independent DMA support for CHI receive and transmit

5.3.7 INTERRUPT MODULE

The TMPR3922U has an Interrupt module with the following features.

- · contains logic for individually enabling, reading, and clearing all TMPR3922U interrupt sources
- interrupts generated from internal TMPR3922U modules or from edge transitions on external signal pins

5.3.8 IO MODULE

The TMPR3922U has an IO module with the following features.

- contains support for reading and writing the 16 bi-directional general purpose IO pins and the 32 bi-directional multi-function IO pins
- · each IO port can generate a separate positive and negative edge interrupt
- independently configurable IO ports allow the TMPR3922U to support a flexible and wide range of system applications and configurations

TENTATIVE

5.3.9 IR MODULE

The TMPR3922U has an IR module with the following features.

- IR consumer mode
 - allows control of consumer electronic devices such as stereos, TVs, VCRs, etc.
 - programmable pulse parameters
 - · external analog LED circuitry
- · IRDA communication mode
 - IrDA 1.0 mode with filter is supported(BOF and EOF are detected by hardware and the bit pattern which data translation is necessay is detected and translated by hardware.)
 - Also IrDA 1.1 compliance(2.4/9.6/19.2/38.4/57.6/115.2 kbps are available)
 - 1.152 Mbps NRZ supported
 - 4 Mbps 4ppm/single plus supported(512 kbps and 4 Mbps with double pluse are not supported)
 - · CRC generation/check supported
 - · Address filter mode supported
 - Powe down mode(Power down register controls FIR clock to reduce power)
 - supported by the UART module within the TMPR3922U
 - · external analog receiver preamp and LED circuitry
 - data rate = up to 115 kbps at 1 meter
- · IR FSK communication mode
 - supported by the UART module within the TMPR3922U
 - external analog IR chip(s) perform frequency modulation to generate the desired IR communication mode protocol
 - data rate = up to 36000 bps at 3 meters
- · carrier detect state machine
 - · periodically enables IR receiver to check if a valid carrier is present

TENTATIVE

5.3.10 POWER MODULE

The TMPR3922U has a Power module with the following features.

- · power-down modes for individual internal peripheral modules
- · serial (SPI port) power supply control interface supported
- power management state machine has 3 states: RUNNING, DOZING and SLEEP

5.3.11 SERIAL INTERCONNECT BUS (SIB) MODULE

The TMPR3922U has a SIB module with the following features.

- The TMPR3922U contains holding and shift registers to support the serial interface to the TC35143F codec devices
- interface compatible with slave mode 3 of the Crystal CS4216 codec
- · synchronous, frame-based protocol
- The TMPR3922U always master source of clock and frame frequency and phase; programmable clock frequency
- each SIB frame consists of 128 clock cycles, further divided into 2 subframes or words of 64 bits each (supports up to 2 devices simultaneously)
- · independent DMA support for audio receive and transmit, telecom receive and transmit
- supports 8-bit or 16-bit mono telecom formats
- supports 8-bit or 16-bit mono or stereo audio formats
- · independently programmable audio and telecom sample rates
- · CPU read/write registers for subframe control and status

5.3.12 SERIAL PERIPHERAL INTERFACE (SPI) MODULE

The TMPR3922U has an SPI module with the following features.

- provides interface to SPI peripherals and devices
- full-duplex, synchronous serial data transfers (data in, data out, and clock signals)
- The TMPR3922U supplies dedicated chip select and interrupt for an SPI interface serial power supply
- 8-bit or 16-bit data word lengths for the SPI interface
- · programmable SPI baud rate

TENTATIVE

5.3.13 TIMER MODULE

The TMPR3922U has a Timer module with the following features.

- · Real Time Clock (RTC) and Timer
- 43-bit counter (30.517 μ s granularity); maximum uninterrupted time = 3104 days
- 43-bit alarm register (30.517 μ s granularity)
- 16-bit periodic timer (0.868 μ s granularity); maximum timeout = 56.8 ms
- interrupts on alarm, timer, and prior to RTC roll-over

5.3.14 UART MODULE

The TMPR3922U has a UART module with the following features.

- 2 independent full-duplex UARTs
- · programmable baud rate generator
- UARTA port used for general purpose serial control interface
- · UARTB port used for serial control interface to external IR module
- · UARTA and UARTB DMA support for receive and transmit

TENTATIVE

6. ELECTRICAL CHARACTERISTICS

6.1 ABSOLUTE MAXIMUM RATINGS

 $V_{SS} = 0 V (GND)$

| Parameter | Symbol | Rating | Unit |
|---------------------------------|--------------------------------------|-----------------------------------|----------|
| Supply voltage | V_{DDH} | V _{ss} -0.5 to 4.5 | V |
| | V _{DDL} , V _{DDLS} | V _{SS} -0.5 to 3.5 | V |
| | V_{DDP} | | |
| Input voltage | V _{IN} | V_{SS} - 0.5 to V_{DDH} + 0.5 | V |
| Storage temperature | T _{STG} | - 55 to 125 | °C |
| Maximum dissipation (Ta = 70°C) | P _D | 1 | V |

Note:

Using an LSI at specifications higher than the maximum ratings can cause permanent damage to the LSI. For normal operation, use under the recommended operating conditions. Exceeding the recommended operating conditions may affect the reliability of the LSI.

6.2 RECOMMENDED OPERATING CONDITIONS

 $V_{SS} = 0 V (GND)$

| | | | | | 00 , (| |
|-----------------------|---------------------|-----------|------|------|--------|------|
| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| Power Supply voltage | V_{DDH} | | 3.0 | 3.3 | 3.6 | > |
| | V_{DDL}, V_{DDLS} | | 2.3 | 2.5 | 2.7 | ٧ |
| | V_{DDP} | | | | | |
| Operating temperature | T _{OPR} | | 0 | _ | 70 | ô |

6.3 DC CHARACTERISTICS

 $(T_a = 0^{\circ}C \sim 70^{\circ}C, V_{DDH} = 3.3V \pm 0.3V, V_{DDL} \text{ and } V_{DDLS} = 2.5V \pm 0.2V)$

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-----------------------|--------------------|---|----------------------|------|----------------------|------|
| Operating current | I _{DD} | $V_{IN} = V_{DDH} \text{ or } V_{SS}$ $V_{DDH} = MAX$ $V_{DDL} = V_{DDLS} = MAX$ $I_{OH} = I_{OL} = 0 \text{ mA}$ $fin(6) = 9MHz$ | - | 150 | - | mA |
| Static current | I _{DDS} 1 | $V_{IN} = V_{DDH}$ or V_{SS} $V_{DDH} = 3.3V$ $V_{DDL} = 2.5V$ $V_{DDLS} = 0V$ $I_{OH} = I_{OL} = 0$ mA SLEEP mode & RTC stop mode | _ | 50 | 100 | μA |
| | I _{DDS} 2 | $V_{IN} = V_{DDH}$ or V_{SS} $V_{DDH} = 3.3V$ $V_{DDL} = 2.5V$ $V_{DDLS} = 0V$ $I_{OH} = I_{OL} = 0$ mA SLEEP mode & RTC Running mode | - | 60 | 110 | μA |
| Input Leakage current | I _{IN} | $V_{IN} = V_{DDH}$ or V_{SS} | -10 | _ | 10 | μA |
| Input voltage (1) | V _{IH1} | V _{DDH} = 3.6V | V _{DD} ×0.8 | _ | V _{DD} +0.3 | V |
| | V _{IL1} | V _{DDH} = 3.0V | -0.3 | _ | V _{DD} ×0.2 | V |
| Input voltage (2) | V _{IH2} | V _{DDH} = 3.6V | 2.4 | _ | V _{DD} +0.3 | V |
| | V _{IL2} | V _{DDH} = 3.0V | -0.3 | _ | 0.6 | V |
| Output voltage (3) | V _{OH1} | $V_{DDH} = 3.0V, I_{OH} = -4mA$ | V _{DD} -0.6 | - | _ | V |
| | V _{OL1} | $V_{DDH} = 3.0V$, $I_{OL} = -4mA$ | | _ | V _{DD} +0.4 | V |
| Output voltage (4) | V _{OH2} | $V_{DDH} = 3.0V, I_{OH} = -8mA$ | V _{DD} -0.6 | _ | _ | V |
| | V _{OL2} | $V_{DDH} = 3.0V, I_{OL} = -8mA$ | _ | _ | V _{DD} +0.4 | V |
| Output voltage (5) | V _{OH3} | $V_{DDH} = 3.0V, I_{OH} = -16mA$ | V _{DD} -0.6 | _ | _ | V |
| | V _{OL3} | $V_{DDH} = 3.0V, I_{OL} = -16mA$ | _ | _ | V _{DD} +0.4 | V |
| Input current | I _{IHP} | $V_{DDH} = MAX$ | 20 | _ | 120 | μA |
| (Pull-down resister) | | $VIN = V_{DDH}$ | | | | |


- (1) SYSCLKIN, C32KIN, C6MIN
- (2) Other inputs
- (3) D[31:0], RAS[1:0]*, DCS0*, DCKE*, DQMH, DQML, DGRNT*, C48MOUT, BCLK, BC32K, PWRCS, TXD, CS[3:0]*, CHIFS, CHICLK, CHIDOUT, IO[15:0], SPICLK, SPIOUT, SIBSYNC, SIBDOUT, SIBMCLK, SIBSCLK, RXPWR, IROUT, CARDDIR*, MCS[1:0] *, FIROUT
- (4) A[12:0], ALE, RD*, WE*, CAS[3:0]*, CARDREG*, CARDIORD*, CARDIOWR*, CARD1CSL*, CARD1CSH*, CARD2CSH*
- (5) DCLKOUT
- (6) Crystal Oscillator freguency of SYSCLK = 9MHz

TENTATIVE

6.4 CRYSTAL OSCILLATOR CHARACTERISTICS

6.4.1 CRYSTAL OSCILLATOR CONDITIONS

(1) 10MHz CRYSTAL




| Parameter | Symbol | Recomme | Unit | |
|---------------------|-----------------------------------|---------|------|-----|
| | | MIN. | MAX. | |
| Crystal Oscillator | | | | |
| frequency | f _{IN} | 8.25 | 12 | MHz |
| External capacitors | C _{IN} ,C _{OUT} | 10 | 33 | рF |

Please note that there are some consideration on the location of the external crystal as follows.

- 1. Please place the crystal as close to the TMPR3922U as possible.
- 2. Please place the crystal as far from data bus lines as possible.
- 3. Please surround the crystal area with GND.

(2) 6MHz CRYSTAL




| Parameter | Symbol | Recomme | Unit | |
|---------------------|-----------------------------------|---------|------|----|
| | | MIN. | MAX. | |
| External capacitors | C _{IN} ,C _{OUT} | 10 | 33 | рF |

Please note that there are some consideration on the location of the external crystal as follows.

- 1. Please place the crystal as close to The TMPR3922U as possible.
- 2. Please place the crystal as far from data bus lines as possible.
- 3. Please surround the crystal area with GND.

(3) 32kHz CRYSTAL



| Parameter | Symbol | Recomme | Unit | |
|---------------------|-----------------------------------|---------|------|----|
| | , , , , , , | MIN. | MAX. | |
| External capacitors | C _{IN} ,C _{OUT} | 10 | 33 | pF |

Please note that there are some consideration on the location of the external crystal as follows.

- 1. Please place the crystal as close to The TMPR3922U as possible.
- 2. Please place the crystal as far from data bus lines as possible.
- 3. Please surround the crystal area with GND.

6.4.2 ELECTRICAL SPECIFICATIONS


 $(V_{SS} = 0V, V_{DDH} = 3.3V, V_{DDL} = V_{DDLS} = 2.5V)$

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|----------------------------|----------------------|------------------------|------|------|------|------|
| Crystal stabilization time | T _{STA-10M} | f = 8.25MHz~12MHz | _ | _ | 10 | ms |
| 10MHz | | Cin = Cout = 10pF~33pF | | | | |
| Crystal stabilization time | T _{STA-6M} | f = 6.0MHz | _ | _ | 10 | ms |
| 6MHz | | Cin = Cout = 10pF~33pF | | | | |
| Crystal stabilization time | T _{STA-32k} | f = 32kHz | _ | _ | 2 | s |
| 32kHz | | Cin = Cout = 10pF~33pF | | | | |

TENTATIVE

6.5 TMPR3922U TIMING

6.5.1 DEFINITION OF AC SPECIFICATION



6.6 AC CHARACTERISTICS

The following operating conditions apply to all values specified in this section.


$$T_a = 0 \sim 70^{\circ}\text{C}, \ V_{DDH} = 3.3 \pm 0.3 \text{V}, \ V_{DDL} = V_{DDLS} = 2.5 \pm 0.2 \text{V}, \ \text{External Capacitance} = 40 \text{pF}$$


<Memory Interface>


| Item | Parameter | Rising / Falling | MIN. | MAX. | Unit |
|------|----------------------|------------------|------|------|------|
| 1 | DCLKOUT high time | _ | 5.4 | 1 | ns |
| 2 | DCLKOUT low time | _ | 5.4 | 1 | ns |
| 3 | DCLKOUT period | _ | 13.5 | 1 | ns |
| 4 | Delay DCLKOUT to ALE | Rising | _ | 4 | ns |
| 4 | Delay DCLKOUT to ALE | Falling | _ | 4 | ns |

<Memory Interface>

| Item | Parameter | Rising / Falling | MIN. | MAX. | Unit |
|------|------------------------------------|------------------|------|------|------|
| 4 | Delay DCLKOUT to A[12:0] | _ | _ | 8 | ns |
| 4 | Delay DCLKOUT to D[31:16] | _ | 1.5 | 8 | ns |
| 4 | Delay DCLKOUT to CS3-0* | Rising | _ | 10 | ns |
| 4 | Delay DCLKOUT to CS3-0* | Falling | _ | 10 | ns |
| 4 | Delay DCLKOUT to RD* | Rising | _ | 8 | ns |
| 4 | Delay DCLKOUT to RD* | Falling | _ | 8 | ns |
| 4 | Delay DCLKOUT to WE* | Rising | _ | 8 | ns |
| 4 | Delay DCLKOUT to WE* | Falling | _ | 8 | ns |
| 4 | Delay DCLKOUT to CAS3-0* | Rising | 1.5 | 8 | ns |
| 4 | Delay DCLKOUT to CAS3-0* | Falling | 1.5 | 8 | ns |
| 4 | Delay DCLKOUT to CARDxCSx* | Rising | _ | 10 | ns |
| 4 | Delay DCLKOUT to CARDxCSx* | Falling | _ | 10 | ns |
| 4 | Delay DCLKOUT to CARDDIR* | Rising | _ | 10 | ns |
| 4 | Delay DCLKOUT to CARDDIR* | Fallmng | _ | 10 | ns |
| 4 | Delay DCLKOUT to CARDREG* | Rising | _ | 10 | ns |
| 4 | Delay DCLKOUT to CARDREG* | Fatting | _ | 10 | ns |
| 4 | Delay DCLKOUT to CARDIORD* | Rising | _ | 10 | ns |
| 4 | Delay DCLKOUT to CARDIORD* | Falling | _ | 10 | ns |
| 4 | Delay DCLKOUT to CARDIOWR* | Rising | _ | 10 | ns |
| 4 | Delay DCLKOUT to CARDIOWR* | Falljng | _ | 10 | ns |
| 4 | Delay DCLKOUT to RAS0* | Rising | _ | 8 | ns |
| 4 | Delay DCLKOUT to RAS0* | Falling | _ | 8 | ns |
| 4 | Delay DCLKOUT to RAS1* | Rising | 1.5 | 8 | ns |
| 4 | Delay DCLKOUT to RAS1* | Falling | 1.5 | 8 | ns |
| 4 | Delay DCLKOUT to DQMH/L | Rising | 1.5 | 8 | ns |
| 4 | Delay DCLKOUT to DQMH/L | Falling | 1.5 | 8 | ns |
| 4 | Delay DCLKOUT to DCS0* | Rising | 1.5 | 8 | ns |
| 4 | Delay DCLKOUT to DCS0* | Falling | 1.5 | 8 | ns |
| 4 | Delay DCLKOUT to DCKE | Rising | 1.5 | 8 | ns |
| 4 | Delay DCLKOUT to DCKE | Falling | 1.5 | 8 | ns |
| 4 | Delay DCLKOUT to MCS1-0* | Rising | _ | 10 | ns |
| 4 | Delay DCLKOUT to MCS1-0* | Falling | _ | 10 | ns |
| 5 | D[31 : 16] to DCLKIN Setup time | _ | 1 | _ | ns |
| 6 | D[31:16] to DCLKIN Hold time | _ | 2 | _ | ns |
| 5 | D[15:0] to DCLKIN Setup time | _ | 0 | _ | ns |
| 6 | D[15:0] to DCLKIN Hold time | _ | 2.5 | _ | ns |
| 7 | DCLKOUT to DCLKIN Board Delay time | _ | 0 | 3 | ns |








TENTATIVE

<CHI>


| Item | Parameter | Rising / Falling | MIN. | MAX. | Unit |
|------|---|------------------|------|------|------|
| 1 | CHICLK high time | _ | 100 | _ | ns |
| 2 | CHICLK low time | _ | 100 | _ | ns |
| 3 | CHICLK period | _ | 225 | _ | ns |
| 4 | Delay CHICLK Rising to CHIDOUT(Master) | Rising | _ | 10 | ns |
| 4 | Delay CHICLK Rising to CHIDOUT(Master) | Falling | _ | 10 | ns |
| 7 | Delay CHICLK Falling to CHIDOUT(Master) | Rising | _ | 10 | ns |
| 7 | Delay CHICLK Falling to CHIDOUT(Master) | Falling | _ | 10 | ns |
| 4 | Delay CHICLK Rising to CHIFS(Master) | Rising | _ | 10 | ns |
| 4 | Delay CHICLK Rising to CHIFS(Master) | Falling | _ | 10 | ns |
| 7 | Delay CHICLK Falling to CHIFS(Master) | Rising | _ | 10 | ns |
| 7 | Delay CHICLK Falling to CHIFS(Master) | Falling | _ | 10 | ns |
| 4 | Delay CHICLK Rising to CHIDOUT(Slave) | Rising | _ | 15 | ns |
| 4 | Delay CHICLK Rising to CHIDOUT(Slave) | Falling | _ | 15 | ns |
| 7 | Delay CHICLK Falling to CHIDOUT(Slave) | Rising | _ | 15 | ns |
| 7 | Delay CHICLK Falling to CHIDOUT(Slave) | Falling | _ | 15 | ns |
| 4 | Delay CHICLK Rising to CHIFS(Slave) | Rising | _ | 15 | ns |
| 4 | Delay CHICLK Rising to CHIFS(Slave) | Falling | _ | 15 | ns |
| 7 | Delay CHICLK Falling to CHIFS(Slave) | Rising | _ | 15 | ns |
| 7 | Delay CHICLK Falling to CHIFS(Slave) | Falling | _ | 15 | ns |
| 5 | CHIDIN to CHICLK Rising Setup time(Master) | _ | 20 | _ | ns |
| 6 | CHIDIN to CHICLK Rising Hold time(Master) | _ | 20 | _ | ns |
| 8 | CHIDIN to CHICLK Falling Setup time(Master) | _ | 20 | _ | ns |
| 9 | CHIDIN to CHICLK Falling Hold time(Master) | _ | 20 | _ | ns |
| 5 | CHIFS to CHICLK Rising Setup time(Slave) | _ | 20 | _ | ns |
| 6 | CHIFS to CHICLK Rising Hold time(Slave) | _ | 20 | _ | ns |
| 8 | CHIFS to CHICLK Falling Setup time(Slave) | _ | 20 | _ | ns |
| 9 | CHIFS to CHICLK Falling Hold time(Slave) | _ | 20 | _ | ns |
| 5 | CHIDIN to CHICLK Rising Setup time(Slave) | _ | 20 | _ | ns |
| 6 | CHIDIN to CHICLK Rising Hold time(Slave) | _ | 20 | _ | ns |
| 8 | CHIDIN to CHICLK Falling Setup time(Slave) | _ | 20 | _ | ns |
| 9 | CHIDIN to CHICLK Falling Hold time(Slave) | _ | 20 | _ | ns |



TENTATIVE

<SIB>


| Item | Parameter | Rising / Falling | MIN. | MAX. | Unit |
|------|-------------------------------------|------------------|------|------|------|
| 1 | SIBMCLK high time | _ | 20 | _ | ns |
| 2 | SIBMCLK low time | _ | 20 | _ | ns |
| 3 | SIBMCLK period | _ | 50 | _ | ns |
| 4 | Delay SIBMCLK (Master) to SIBSCLK | Rising | ı | 10 | ns |
| 5 | Delay SIBMCLK (Master) to SIBSCLK | Falling | 1 | 10 | ns |
| 6 | Delay SIBSCLK Rising to SIBSYNC | Rising | ı | 10 | ns |
| 6 | Delay SIBSCLK Rising to SIBSYNC | Falling | - | 10 | ns |
| 6 | Delay SIBSCLK Rising to SIBDOUT | Rising | - | 10 | ns |
| 6 | Delay SIBSCLK Rising to SIBDOUT | Falling | _ | 10 | ns |
| 7 | SIBDIN to SIBSCLK Rising Setup time | _ | 20 | _ | ns |
| 8 | SIBDIN to SIBSCLK Rising Hold time | _ | 0 | _ | ns |



TENTATIVE

<SPI>


| Item | Parameter | Rising / Falling | MIN. | MAX. | Unit |
|------|------------------------------------|------------------|------|------|------|
| 1 | SPICLK high time | _ | 120 | _ | ns |
| 2 | SPICLK low time | _ | 120 | _ | ns |
| 3 | SPICLK period | _ | 250 | _ | ns |
| 4 | Delay SPICLK Rising to SPIOUT | Rising | ı | 10 | ns |
| 4 | Delay SPICLK Rising to SPIOUT | Falling | ı | 10 | ns |
| 7 | Delay SPICLK Falling to SPIOUT | Rising | ı | 10 | ns |
| 7 | Delay SPICLK Falling to SPIOUT | Falling | - | 10 | ns |
| 8 | SPIIN to SPICLK Rising Setup time | _ | 15 | _ | ns |
| 9 | SPIIN to SPICLK Rising Hold time | _ | 15 | _ | ns |
| 5 | SPIIN to SPICLK Falling Setup time | _ | 15 | _ | ns |
| 6 | SPIIN to SPICLK Falling Hold time | _ | 15 | _ | ns |



TENTATIVE


<POWER>

| Item | Parameter | Rising / Falling | MIN. | MAX. | Unit |
|------|-------------------------------|------------------|------|------|------|
| 1 | VSTANDBY to PON* Rising | _ | 50 | _ | ms |
| 2 | VSTANDBY to ONBUTN delay time | _ | 2 | - | s |



<CPU RESET>

| Item | Parameter | Rising / Falling | MIN. | MAX. | Unit |
|------|------------------|------------------|------|------|------|
| 1 | CPURES* low time | _ | 10 | _ | ns |



TENTATIVE

7. PACKAGE DIMENSION

7.1 TMPR3922U

LQFP208-P-2828-0.50A

Unit: mm

