

General Description

The DS2030W is a 256kb reflowable nonvolatile (NV) SRAM, which consists of a static RAM (SRAM), an NV controller, and an internal rechargeable manganese lithium (ML) battery. These components are encased in a surface-mount module with a 256-ball BGA footprint. Whenever VCC is applied to the module, it recharges the ML battery, powers the SRAM from the external power source, and allows the contents of the SRAM to be modified. When VCC is powered down or out of tolerance, the controller write-protects the SRAM's contents and powers the SRAM from the battery. The DS2030W also contains a power-supply monitor output, RST, which can be used as a CPU supervisor for a microprocessor.

Applications

RAID Systems and Servers

Industrial Controllers

Gaming

Router/Switches

POS Terminals

Data-Acquisition Systems

Fire Alarms

PLC

Features


- ♦ Single-Piece, Reflowable, 27mm² PBGA Package **Footprint**
- ♦ Internal ML Battery and Charger
- ♦ Unconditionally Write-Protects SRAM when Vcc is Out-of-Tolerance
- Automatically Switches to Battery Supply when **V_{CC}** Power Failures Occur
- ♦ Internal Power-Supply Monitor Detects Power Fail Below Nominal Vcc (3.3V)
- ♦ Reset Output can be used as a CPU Supervisor for a Microprocessor
- ♦ Industrial Temperature Range (-40°C to +85°C)
- **♦ UL Recognized**

Pin Configuration appears at end of data sheet.

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	SPEED (ns)	SUPPLY TOLERANCE (%)
DS2030W-100	-40°C to +85°C	256 Ball 27mm ² BGA Module	100	3.3V ±0.3V

Typical Operating Circuit





ABSOLUTE MAXIMUM RATINGS

Voltage on Any Pin Relative to Ground	0.3V to +4.6V	Storage Temperature Range	40°C to +85°C
Operating Temperature Range	40°C to +85°C	Soldering Temperature	See IPC/JEDEC J-STD-020C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	Vcc		3.0	3.3	3.6	V
Input Logic 1	VIH		2.2		Vcc	V
Input Logic 0	VIL		0	•	0.4	V

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 3.3V \pm 0.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Leakage Current	I _{IL}		-1.0		+1.0	μΑ
I/O Leakage Current	lio	CE = VCC	-1.0		+1.0	μΑ
Output-Current High	Іон	At 2.4V	-1.0			mA
Output-Current Low	loL	At 0.4V	2.0			mA
Output-Current Low RST	I _{OL} RST	At 0.4V (Note 1)	10.0			mA
Ctorodlary Cryssopt	ICCS1	<u>CE</u> = 2.2V		0.5	7	A
Standby Current	ICCS2	$\overline{CE} = V_{CC} - 0.2V$		0.2	5	mA
Operating Current	Icco ₁	t _{RC} = 200ns, outputs open			50	mA
Write Protection Voltage	V _{TP}		2.8	2.9	3.0	V

CAPACITANCE

 $(T_A = +25^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Capacitance	CIN	Not tested		7		рF
Input/Output Capacitance	Соит	Not tested		7		рF



AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 3.3V \pm 0.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$

	0,410.01		DS203	0W-100	UNITS
PARAMETER	SYMBOL	CONDITIONS	MIN	MIN MAX	
Read Cycle Time	trc		100		ns
Access Time	tACC			100	ns
OE to Output Valid	toE			50	ns
CE to Output Valid	tco			100	ns
OE or CE to Output Active	tCOE	(Note 2)	5		ns
Output High Impedance from Deselection	t _{OD}	(Note 2)		35	ns
Output Hold from Address Change	tон		5		ns
Write Cycle Time	twc		100		ns
Write Pulse Width	twp	(Note 3)	75		ns
Address Setup Time	t _{AW}		0		ns
Maile December Time	twR1	(Note 4)	5		
Write Recovery Time	twR2	(Note 5)	20		ns
Output High Impedance from WE	todw	(Note 2)		35	ns
Output Active from WE	toew	(Note 2)	5		ns
Data Setup Time	t _{DS}	(Note 6)	40		ns
Data Hald Time	t _{DH1}	(Note 4)	0		
Data Hold Time	t _{DH2}	(Note 5)	20		ns

POWER-DOWN/POWER-UP TIMING

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{CC} Fail Detect to CE and WE Inactive	t _{PD}	(Note 7)			1.5	μs
V _{CC} Slew from V _{TP} to 0V	tF		150			μs
V _{CC} Slew from 0V to V _{TP}	t _R		150			μs
V _{CC} Valid to $\overline{\text{CE}}$ and $\overline{\text{WE}}$ Inactive	tpU				2	ms
V _{CC} Valid to End of Write Protection	trec				125	ms
V _{CC} Fail Detect to RST Active	trpd	(Note 1)			3.0	μs
V _{CC} Valid to RST Inactive	trpu	(Note 1)	225	350	525	ms


DATA RETENTION

 $(T_A = +25^{\circ}C)$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Expected Data-Retention Time (Per Charge)	t _{DR}	(Note 8)	2	3		years




Read Cycle




Write Cycle 1



Write Cycle 2



Power-Down/Power-Up Condition




- Note 1: $\overline{\text{RST}}$ is an open-drain output and cannot source current. An external pullup resistor should be connected to this pin to realize a logic-high level.
- **Note 2:** These parameters are sampled with a 5pF load and are not 100% tested.
- Note 3: twp is specified as the logical AND of $\overline{\text{CE}}$ and $\overline{\text{WE}}$. twp is measured from the latter of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going low to the earlier of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going high.
- Note 4: twR1 and tDH1 are measured from WE going high.
- **Note 5:** t_{WR2} and t_{DH2} are measured from \overline{CE} going high.
- **Note 6:** this is measured from the earlier of \overline{CE} or \overline{WE} going high.
- Note 7: In a power-down condition, the voltage on any pin can not exceed the voltage on V_{CC}.
- Note 8: The expected t_{DR} is defined as accumulative time in the absence of V_{CC} starting from the time power is first applied by the user. Minimum expected data-retention time is based on a maximum of two +230°C convection solder reflow exposures, followed by a fully charged cell. Full charge occurs with the initial application of V_{CC} for a minimum of 96 hours. This parameter is assured by component selection, process control, and design. It is not measured directly in production testing.
- **Note 9:** WE is high for a read cycle.
- Note 10: $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high-impedance state.
- Note 11: If the $\overline{\text{CE}}$ low transition occurs simultaneously with or latter than the $\overline{\text{WE}}$ low transition, the output buffers remain in a high-impedance state during this period.
- Note 12: If the $\overline{\text{CE}}$ high transition occurs prior to or simultaneously with the $\overline{\text{WE}}$ high transition, the output buffers remain in a high-impedance state during this period.
- Note 13: If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high-impedance state during this period.
- Note 14: DS2030W BGA modules are recognized by Underwriters Laboratory (UL) under file E99151.



Typical Operating Characteristics

(Conditions: $V_{CC} = +3.3V$, $T_A = +25$ °C, unless otherwise noted.)




Pin Description

BALLS	NAME	DESCRIPTION
A1, A2, A3, A4	GND	Ground
B1, B2, B3, B4	N.C.	No Connection
C1, C2, C3, C4	N.C.	No Connection
D1, D2, D3, D4	N.C.	No Connection
E1, E2, E3, E4	RST	Open-Drain Reset Output
F1, F2, F3, F4	Vcc	Supply Voltage
G1, G2, G3, G4	WE	Write Enable Input
H1, H2, H3, H4	ŌĒ	Output Enable Input
J1, J2, J3, J4	CE	Chip Enable Input
K1, K2, K3, K4	DQ7	Data Input/Output 7
L1, L2, L3, L4	DQ6	Data Input/Output 6
M1, M2, M3, M4	DQ5	Data Input/Output 5
N1, N2, N3, N4	DQ4	Data Input/Output 4
P1, P2, P3, P4	DQ3	Data Input/Output 3
R1, R2, R3, R4	DQ2	Data Input/Output 2
T1, T2, T3, T4	DQ1	Data Input/Output 1
U1, U2, U3, U4	DQ0	Data Input/Output 0
V1, V2, V3, V4	GND	Ground
W1, W2, W3, W4	GND	Ground
Y1, Y2, Y3, Y4	GND	Ground
A17, A18, A19, A20	GND	Ground
B17, B18, B19, B20	N.C.	No Connection
C17, C18, C19, C20	N.C.	No Connection
D17, D18, D19, D20	A14	Address Input 14
E17, E18, E19, E20	A13	Address Input 13
F17, F18, F19, F20	A12	Address Input 12
G17, G18, G19, G20	A11	Address Input 11
H17, H18, H19, H20	A10	Address Input 10
J17, J18, J19, J20	A9	Address Input 9
K17, K18, K19, K20	A8	Address Input 8
L17, L18, L19, L20	A7	Address Input 7
M17, M18, M19, M20	A6	Address Input 6

BALLS	NAME	DESCRIPTION
N17, N18, N19, N20	A5	Address Input 5
P17, P18, P19, P20	A4	Address Input 4
R17, R18, R19, R20	АЗ	Address Input 3
T17, T18, T19, T20	A2	Address Input 2
U17, U18, U19, U20	A1	Address Input 1
V17, V18, V19, V20	A0	Address Input 0
W17, W18, W19, W20	GND	Ground
Y17, Y18, Y19, Y20	GND	Ground
A5, B5, C5, D5	N.C.	No Connection
A6, B6, C6, D6	N.C.	No Connection
A7, B7, C7, D7	N.C.	No Connection
A8, B8, C8, D8	N.C.	No Connection
A9, B9, C9, D9	N.C.	No Connection
A10, B10, C10, D10	N.C.	No Connection
A11, B11, C11, D11	N.C.	No Connection
A12, B12, C12, D12	N.C.	No Connection
A13, B13, C13, D13	N.C.	No Connection
A14, B14, C14, D14	N.C.	No Connection
A15, B15, C15, D15	N.C.	No Connection
A16, B16, C16, D16	N.C.	No Connection
U5, V5, W5, Y5	N.C.	No Connection
U6, V6, W6, Y6	N.C.	No Connection
U7, V7, W7, Y7	N.C.	No Connection
U8, V8, W8, Y8	N.C.	No Connection
U9, V9, W9, Y9	N.C.	No Connection
U10, V10, W10, Y10	N.C.	No Connection
U11, V11, W11, Y11	N.C.	No Connection
U12, V12, W12, Y12	N.C.	No Connection
U13, V13, W13, Y13	N.C.	No Connection
U14, V14, W14, Y14	N.C.	No Connection
U15, V15, W15, Y15	N.C.	No Connection
U16, V16, W16, Y16	N.C.	No Connection

Functional Diagram



Detailed Description

The DS2030W is a 256kb (32kb x 8 bits) fully static, NV memory similar in function and organization to the DS1230W NV SRAM, but containing a rechargeable ML battery. The DS2030W NV SRAM constantly monitors VCC for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. There is no limit to the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing. This device can be used in place of SRAM, EEPROM, or flash components.

The DS2030W assembly consists of a low-power SRAM, an ML battery, and an NV controller with a battery charger, integrated on a standard 256-ball, 27mm² BGA substrate. Unlike other surface-mount NV memory modules that require the battery to be removable for soldering, the internal ML battery can tolerate exposure to convection reflow soldering temperatures allowing this single-piece component to be handled with standard BGA assembly techniques.

The DS2030W also contains a power-supply monitor output, $\overline{\text{RST}}$, which can be used as a CPU supervisor for a microprocessor.

Memory Operation Truth Table

WE	CE	ŌĒ	MODE	lcc	OUTPUTS
1	0	0	Read	Active	Active
1	0	1	Read	Active	High Impedance
0	0	X	Write	Active	High Impedance
X	1	X	Standby	Standby	High Impedance

X = Don't care.

Read Mode

The DS2030W executes a read cycle whenever $\overline{\text{WE}}$ (write enable) is inactive (high) and $\overline{\text{CE}}$ (chip enable) is active (low). The unique address specified by the 15 address inputs (A0 to A14) defines which of the 32,768 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within tacc (access time) after the last address input signal is stable, providing that $\overline{\text{CE}}$ and $\overline{\text{OE}}$ (output enable) access times are also satisfied. If $\overline{\text{CE}}$ and $\overline{\text{OE}}$ access times are not satisfied, then data access must be measured from the later occurring signal $\overline{\text{(CE}}$ or $\overline{\text{OE}}$) and the limiting parameter is either taccess.

Write Mode

The DS2030W executes a write cycle whenever the $\overline{\text{CE}}$ and $\overline{\text{WE}}$ signals are active (low) after address inputs are stable. The later-occurring falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$. All address inputs must be kept valid throughout the write cycle. $\overline{\text{WE}}$ must return to the high state for a minimum recovery time (twR) before another cycle can be initiated. The $\overline{\text{OE}}$ control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers have been enabled ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ active) then $\overline{\text{WE}}$ will disable the outputs in topw from its falling edge.

Data-Retention Mode

The DS2030W provides full functional capability for V_{CC} greater than 3.0V and write-protects by 2.8V. Data is maintained in the absence of V_{CC} without additional support circuitry. The NV static RAM constantly monitors V_{CC}. Should the supply voltage decay, the NV SRAM automatically write-protects itself. All inputs become "don't care", and all data outputs become high impedance. As V_{CC} falls below approximately 2.5V (V_{SW}), the power-switching circuit connects the lithium

energy source to the RAM to retain data. During power-up, when VCC rises above VSW, the power-switching circuit connects external VCC to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after VCC exceeds VTP for a minimum duration of tREC.

Battery Charging

When V_{CC} is greater than V_{TP}, an internal regulator charges the battery. The UL-approved charger circuit includes short-circuit protection and a temperature-stabilized voltage reference for on-demand charging of the internal battery. Typical data-retention expectations of 3 years *per charge cycle* are achievable.

A maximum of 96 hours of charging time is required to fully charge a depleted battery.

System Power Monitoring

When the external VCC supply falls below the selected out-of-tolerance trip point, the output RST is forced active (low). Once active, the RST is held active until the VCC supply has fallen below that of the internal battery. On power-up, the RST output is held active until the external supply is greater than the selected trip point and one reset timeout period (tRPU) has elapsed. This is sufficiently longer than tREC to ensure that the SRAM is ready for access by the microprocessor.

Freshness Seal and Shipping

The DS2030W is shipped from Dallas Semiconductor with the lithium battery electrically disconnected, guaranteeing that no battery capacity has been consumed during transit or storage. As shipped, the lithium battery is ~60% charged, and no preassembly charging operations should be attempted.

When V_{CC} is first applied at a level greater than V_{TP} , the lithium battery is enabled for backup operation. A 96 hour initial battery charge time is recommended for new system installations.



Recommended Reflow Temperature Profile

PROFILE FEATURE	Sn-Pb EUTECTIC ASSEMBLY
Average ramp-up rate (T _L to T _P)	3°C/second max
Preheat - Temperature min (T _{Smin}) - Temperature max (T _{Smax}) - Time (min to max) (ts)	100°C 150°C 60 to 120 seconds
T _{Smax} to T _L - Ramp-up rate	
Time maintained above: - Temperature (T _L) - Time (t _L)	183°C 60 to 150 seconds
Peak temperature (T _P)	225 +0/-5°C
Time within 5°C of actual peak temperature (Tp)	10 to 30 seconds
Ramp-down rate	6°C/second max
Time 25°C to peak temperature	6 minutes max

Note: All temperatures refer to top side of the package, measured on the package body surface.

Recommended Cleaning Procedures

The DS2030W may be cleaned using aqueous-based cleaning solutions. No special precautions are needed when cleaning boards containing a DS2030W module.

Removal of the topside label violates the environmental integrity of the package and voids the warranty of the product.

Applications Information

Power-Supply Decoupling

To achieve the best results when using the DS2030W, decouple the power supply with a 0.1µF capacitor. Use a high-quality, ceramic surface-mount capacitor if possible. Surface-mount components minimize lead inductance, which improves performance, while ceramic capacitors have adequately high frequency response for decoupling applications.

Using the Open-Drain RST Output

The $\overline{\text{RST}}$ output is open drain, and therefore requires a pullup resistor to realize a high logic output level. Pullup resistor values between 1k Ω and 10k Ω are typical.

Battery Charging/Lifetime

The DS2030W charges an ML battery to maximum capacity in approximately 96 hours of operation when V_{CC} is greater than V_{TP}. Once the battery is charged, its lifetime depends primarily on the V_{CC} duty cycle. The DS2030W can maintain data from a single, initial charge for up to 3 years. Once recharged, this deep-discharge cycle can be repeated up to 20 times, producing a worst-case service life of 60 years. More typical duty cycles are of shorter duration, enabling the DS2030W to be charged hundreds of times, therefore extending the service life well beyond 60 years.



Pin Configuration

P VIEW		1	2	3	4	5	6	7	8	9	1 0	1 1	1 2	1 3	1 4	1 5	1 6	1 7	1 8	1 9	2 0	
	А	\Box	(ĴĠND	<u> </u>	\bigcirc	0	0	0	0	0	0	0	0	0	0	0	\bigcirc	\bigcirc	(GI	ΝĎ)		Α
	В		(Ņ.C.)	\bigcirc	() ()	() ()	() ()	() ()	() ()	() ()	() N.C.)	() ()	() ()	() () ()	() (V)	()N:0	0	(ĴŅ.	C()	\bigcirc	В
	С		(Ì).C					0		\bigcirc		\bigcirc			0				(N.	C()		С
	D		(N.C	:::::	읮							DZID			119		i <u>M</u> i			14()	읮	D
	E		()RST		싶														()A		의	E F
	F G		ÛCC WE															<u>以</u> 10	()A			F G
	Н)ŌĒ																.`:-`. (``A	:::::::		Н
	J		()CE							45			_							9()		J
	K		(<u>)</u> 007	9	\bigcirc						DALLA SEMICONDUC DS2030W	LLA onduct 130W	AS CTOR					0	() A	8()	0	K
	L		(DQ6	<u>)</u>	0													<u> </u>	() A	7()		L
	М		(DQ5															;::::::	()A			М
	N		(DQ4		잎														() A		의	N
	Р		(D03		싶															4() 2(\)		Р
	R T		(_DQ2 (_DQ1	:::::	싶														() A () A			R T
	U		(DQQ				<u>7</u>	<u>a</u>	<u></u>	[<u>7</u>]]	<u> </u>	<u>70</u>	<u></u>			7011	<u>a</u>			ī∵. 1()		U
	٧		(ĠND			0	\bigcirc	O	0			\bigcirc		0	0					.O()		٧
	W		(ĴġND	9	\bigcirc	() (N.C)	(N.C.	, (N)	(N.C	(<u>N</u>	() N.C.	(N.C.	() N.C.	(N.C.)) (N)	(N.C.)	(S)	0	(GI	ΙŲ)		W
	Υ		(GND	<u> </u>	\bigcirc		0	0	0		<u> </u>	9							(G)	IĐ)		Υ
		1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8	1 9	2	

Package Information

For the latest package outline information, go to **www.maxim-ic.com/DallasPackInfo**.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2005 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.