

---

# HM5116100 Series

16,777,216-word × 1-bit Dynamic RAM

# HITACHI

ADE-203-646C (Z)  
Rev. 3.0  
Feb. 27, 1997

---

## Description

The Hitachi HM5116100 is a CMOS dynamic RAM organized 16,777,216-word × 1-bit. It employs the most advanced 0.5μm CMOS technology for high performance and low power. The HM5116100 offers Fast Page Mode as a high speed access mode. It is packaged in 26-pin plastic SOJ.

## Features

- Single 5 V (±10%)
- Access time: 50 ns/60 ns/70 ns (max)
- Power dissipation
  - Active mode: 495 mW/440 mW/385 mW (max)
  - Standby mode 11 mW (max)
- Fast page mode capability
- Refresh cycles
  - 4096 refresh cycles : 64 ms
- 3 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
- Test function
  - 16-bit parallel test mode


## Ordering Information

Type No.	Access time	Package
HM5116100S-5	50 ns	300-mil 26-pin plastic SOJ (CP-26/24DB)
HM5116100S-6	60 ns	
HM5116100S-7	70 ns	

---

# HM5116100 Series


## Pin Arrangement



## Pin Description

Pin name	Function
A0 to A11	Address input — Row/Refresh A0 to A11 — Column A0 to A11
Din	Data input
Dout	Data output
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{WE}}$	Read/write enable
$V_{\text{CC}}$	Power supply
$V_{\text{SS}}$	Ground
NC	No connection

Block Diagram



# HM5116100 Series

## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-1.0 to +7.0	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

## Recommended DC Operating Conditions ( $T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	1
Input high voltage	$V_{IH}$	2.4	—	6.5	V	1
Input low voltage	$V_{IL}$	-1.0	—	0.8	V	1

Note: 1. All voltage referred to  $V_{SS}$

DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	HM5116100						Unit	Test conditions
		-5		-6		-7			
		Min	Max	Min	Max	Min	Max		
Operating current <sup>*1, *2</sup>	I <sub>CC1</sub>	—	90	—	80	—	70	mA	t <sub>RC</sub> = min
Standby current	I <sub>CC2</sub>	—	2	—	2	—	2	mA	TTL interface R <sub>AS</sub> , C <sub>AS</sub> = V <sub>IH</sub> Dout = High-Z
		—	1	—	1	—	1	mA	CMOS interface R <sub>AS</sub> , C <sub>AS</sub> ≥ V <sub>CC</sub> - 0.2V Dout = High-Z
R <sub>AS</sub> -only refresh current <sup>*2</sup>	I <sub>CC3</sub>	—	90	—	80	—	70	mA	t <sub>RC</sub> = min
Standby current <sup>*1</sup>	I <sub>CC5</sub>	—	5	—	5	—	5	mA	R <sub>AS</sub> = V <sub>IH</sub> , C <sub>AS</sub> = V <sub>IL</sub> Dout = enable
C <sub>AS</sub> -before-R <sub>AS</sub> refresh current	I <sub>CC6</sub>	—	90	—	80	—	70	mA	t <sub>RC</sub> = min
Fast page mode current <sup>*1, *3</sup>	I <sub>CC7</sub>	—	80	—	70	—	60	mA	t <sub>PC</sub> = min
Input leakage current	I <sub>LI</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 7 V
Output leakage current	I <sub>LO</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 7 V Dout = disable
Output high voltage	V <sub>OH</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	High Iout = -5 mA
Output low voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed once or less while R<sub>AS</sub> = V<sub>IL</sub>.

3. Address can be changed once or less while C<sub>AS</sub> = V<sub>IH</sub>.

Capacitance (Ta = 25°C, V<sub>CC</sub> = 5 V ± 10%)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address, Data-in)	C <sub>I1</sub>	—	5	pF	1
Input capacitance (Clocks)	C <sub>I2</sub>	—	7	pF	1
Output capacitance (Data-out)	C <sub>O</sub>	—	7	pF	1, 2

Notes: 1. Capacitance measured with Booton Meter or effective capacitance measuring method.

2. C<sub>AS</sub> = V<sub>IH</sub> to disable Dout.

# HM5116100 Series

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ )<sup>\*1, \*2, \*16</sup>

## Test Conditions

- Input rise and fall time : 5 ns
- Input timing reference levels : 0.8 V, 2.4 V
- Output load : 2 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

## Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	HM5116100						Unit	Notes
		-5		-6		-7			
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	90	—	110	—	130	—	ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	30	—	40	—	50	—	ns	
$\overline{\text{CAS}}$ precharge time	$t_{CP}$	7	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	50	10000	60	10000	70	10000	ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	13	10000	15	10000	18	10000	ns	
Row address setup time	$t_{ASR}$	0	—	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	7	—	10	—	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	7	—	10	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	17	37	20	45	20	52	ns	3
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	12	25	15	30	15	35	ns	4
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	13	—	15	—	18	—	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	50	—	60	—	70	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	5	—	5	—	5	—	ns	
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	5

Read Cycle

Parameter	Symbol	HM5116100						Unit	Notes
		-5		-6		-7			
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	50	—	60	—	70	ns	6, 7, 17
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	13	—	15	—	18	ns	7, 8, 15, 17
Access time from address	$t_{\text{AA}}$	—	25	—	30	—	35	ns	7, 9, 15, 17
Read command setup time	$t_{\text{RCS}}$	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	0	—	ns	10
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	0	—	ns	10
Column address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	25	—	30	—	35	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	$t_{\text{CAL}}$	25	—	30	—	35	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	$t_{\text{CLZ}}$	0	—	0	—	0	—	ns	
Output data hold time	$t_{\text{OH}}$	3	—	3	—	3	—	ns	
Output buffer turn-off time	$t_{\text{OFF}}$	—	13	—	15	—	15	ns	11

Write Cycle

Parameter	Symbol	HM5116100						Unit	Notes
		-5		-6		-7			
		Min	Max	Min	Max	Min	Max		
Write command setup time	$t_{\text{WCS}}$	0	—	0	—	0	—	ns	12
Write command hold time	$t_{\text{WCH}}$	7	—	10	—	15	—	ns	
Write command pulse width	$t_{\text{WP}}$	7	—	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$	13	—	15	—	18	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	13	—	15	—	18	—	ns	
Data-in setup time	$t_{\text{DS}}$	0	—	0	—	0	—	ns	13
Data-in hold time	$t_{\text{DH}}$	7	—	10	—	15	—	ns	13

# HM5116100 Series

## Read-Modify-Write Cycle

		HM5116100							
		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	$t_{RWC}$	108	—	130	—	153	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	$t_{RWD}$	50	—	60	—	70	—	ns	12
$\overline{CAS}$ to $\overline{WE}$ delay time	$t_{CWD}$	13	—	15	—	18	—	ns	12
Column address to $\overline{WE}$ delay time	$t_{AWD}$	25	—	30	—	35	—	ns	12

## Refresh Cycle

		HM5116100							
		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
$\overline{CAS}$ setup time (CBR refresh cycle)	$t_{CSR}$	5	—	5	—	5	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	$t_{CHR}$	7	—	10	—	10	—	ns	
$\overline{WE}$ setup time (CBR refresh cycle)	$t_{WRP}$	0	—	0	—	0	—	ns	
$\overline{WE}$ hold time (CBR refresh cycle)	$t_{WRH}$	7	—	10	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	5	—	5	—	5	—	ns	

## Fast Page Mode Cycle

		HM5116100							
		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	$t_{FC}$	35	—	40	—	45	—	ns	
Fast page mode $\overline{RAS}$ pulse width	$t_{RASP}$	—	100000	—	100000	—	100000	ns	14
Access time from $\overline{CAS}$ precharge	$t_{CPA}$	—	30	—	35	—	40	ns	7, 15, 17
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	$t_{CPRH}$	30	—	35	—	40	—	ns	



Fast Page Mode Read-Modify-Write Cycle

		HM5116100							
		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle time	$t_{PRWC}$	53	—	60	—	68	—	ns	
$\overline{WE}$ delay time from $\overline{CAS}$ precharge	$t_{CPW}$	30	—	35	—	40	—	ns	12

Test Mode Cycle \*16

		HM5116100							
		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Test mode $\overline{WE}$ setup time	$t_{WTS}$	0	—	0	—	0	—	ns	
Test mode $\overline{WE}$ hold time	$t_{WTH}$	7	—	10	—	10	—	ns	


Refresh Cycle

Parameter	Symbol	Max	Unit	Note
Refresh period	$t_{REF}$	64	ms	4096 cycles


- Notes:
1. AC measurements assume  $t_T = 5$  ns.
  2. An initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles are required.
  3. Operation with the  $t_{\text{RCD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RCD}}$  (max) is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
  4. Operation with the  $t_{\text{RAD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RAD}}$  (max) is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
  5.  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max).
  6. Assume that  $t_{\text{RCD}} \leq t_{\text{RCD}}$  (max) and  $t_{\text{RAD}} \leq t_{\text{RAD}}$  (max). If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
  7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  8. Assume that  $t_{\text{RCD}} \geq t_{\text{RCD}}$  (max) and  $t_{\text{RAD}} \leq t_{\text{RAD}}$  (max).
  9. Assume that  $t_{\text{RCD}} \leq t_{\text{RCD}}$  (max) and  $t_{\text{RAD}} \geq t_{\text{RAD}}$  (max).
  10. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycles.
  11.  $t_{\text{OFF}}$  (max) and  $t_{\text{OEZ}}$  (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
  12.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{AWD}}$  and  $t_{\text{CPW}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{\text{WCS}} \geq t_{\text{WCS}}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{\text{RWD}} \geq t_{\text{RWD}}$  (min),  $t_{\text{CWD}} \geq t_{\text{CWD}}$  (min), and  $t_{\text{AWD}} \geq t_{\text{AWD}}$  (min), or  $t_{\text{CWD}} \geq t_{\text{CWD}}$  (min),  $t_{\text{AWD}} \geq t_{\text{AWD}}$  (min) and  $t_{\text{CPW}} \geq t_{\text{CPW}}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  13. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in delayed write or read-modify-write cycles.
  14.  $t_{\text{RASP}}$  defines  $\overline{\text{RAS}}$  pulse width in fast page mode cycles.
  15. Access time is determined by the longest among  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{CPA}}$ .
  16. The 16M DRAM offers a 16-bit time saving parallel test mode. Address CA0, CA1, CA10 and CA11 for the 16M  $\times$  1 are don't care during test mode. Test mode is set by performing a  $\overline{\text{WE}}$ -and- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  (WCBR) cycle. In 16-bit parallel test mode, data is written into 16 bits in parallel at Din and read out from Dout.  
If 16 bits are equal (all 1s or 0s), data output pin is a high state during test mode read cycle, then the device has passed. If they are not equal, data output pin is a low state, then the device has failed. Refresh during test mode operation can be performed by normal read cycles or by WCBR refresh cycles.  
To get out of test mode and enter a normal operation mode, perform either a regular  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle or  $\overline{\text{RAS}}$ -only refresh cycle.
  17. In a test mode read cycle, the value of  $t_{\text{RAC}}$ ,  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{CPA}}$  is delayed by 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
  18. XXX: H or L (H:  $V_{\text{IH}}$  (min)  $\leq V_{\text{IN}} \leq V_{\text{IH}}$  (max), L:  $V_{\text{IL}}$  (min)  $\leq V_{\text{IN}} \leq V_{\text{IL}}$  (max))  
/////: Invalid Dout

Timing Waveforms\*18

Read Cycle




## Early Write Cycle




\*  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$


Delayed Write Cycle




## Read-Modify-Write Cycle




**RAS-Only Refresh Cycle**



**CAS-Before-RAS Refresh Cycle**




## Hidden Refresh Cycle






Fast Page Mode Read Cycle




## Fast Page Mode Early Write Cycle




\*  $t_{WCS} \geq t_{WCS}(\text{min})$


Fast Page Mode Delayed Write Cycle




## Fast Page Mode Read-Modify-Write Cycle



Test Mode Cycle\*<sup>16</sup>



Test Mode Set Cycle






# HM5116100 Series

## Package Dimensions

HM5116100S Series (CP-26/24DB)

Unit: mm



Hitachi Code	CP-26/24DB
JEDEC Code	MO-077-AA
EIAJ Code	SC-632-A
Weight	0.8 g

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

---

---

# HITACHI

**Hitachi, Ltd.**

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

**For further information write to:**

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Electronic Components Group  
Continental Europe  
Domacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 0628-585000  
Fax: 0628-778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 0104  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071

---

# HM5116100 Series

---

## Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Oct. 14, 1996	Initial issue	Y. Kasama	M. Mishima
2.0	Dec. 10, 1996	Addition of HM5116100-5 Series	Y. Kasama	Y. Matsuno
3.0	Feb. 27, 1997	AC Characteristics $t_{RRH}$ min: 5/5/5 ns to 0/0/0 ns		

---