

### Features


- Operating voltage: +3.3V
- Programming voltage
  - $V_{PP}=12.5V\pm 0.2V$
  - $V_{CC}=6.0V\pm 0.2V$
- High-reliability CMOS technology
- Latch-up immunity to 100mA from -1.0V to  $V_{CC}+1.0V$
- CMOS and TTL compatible I/O
- Low power consumption
  - Active: 15mA max.
  - Standby: 1 $\mu$ A typ.
- 256K×16-bits organization
- Fast read access time: 90ns
- Fast programming algorithm
- Programming time 75 $\mu$ s typ.
- Two line controls ( $\overline{OE}$  and  $\overline{CE}$ )
- Standard product identification code
- Commercial temperature range (0°C to +70°C)
- 40-pin plastic DIP package  
44-pin PLCC package

### General Description



The HT27LC4096 chip family is a low-power, 4096K (4,194,304) bits, +3.3V electrically one-time programmable (OTP) read-only memories (EPROM). Organized into 256K words with 16 bits per word, it features a fast single address location programming, typically at 75 $\mu$ s per word. Any word can be accessed in less than 90ns

with respect to spec. This eliminates the need for WAIT states in high-performance microprocessor systems. The HT27LC4096 has separate Output Enable ( $\overline{OE}$ ) and Chip Enable ( $\overline{CE}$ ) controls which eliminate bus contention issues.

### Block Diagram



**Pin Assignment**



**Pin Description**

Pin Name	I/O/P	Description
VPP	P	Program voltage supply
$\overline{CE}$	I	Chip enable
DQ0-DQ15	I/O	Data inputs/outputs
VSS	—	Negative power supply, ground
$\overline{OE}$	I	Output enable
A0~A17	I	Address inputs
VCC	—	Positive power supply

**Absolute Maximum Rating**

- Operation Temperature Commercial .....0°C to 70°C
- Storage Temperature .....-65°C to 125°C
- Applied V<sub>CC</sub> Voltage with Respect to VSS ..... -0.6V to 7.0V
- Applied Voltage on Input Pin with Respect to VSS ..... -0.6V to 7.0V
- Applied Voltage on Output Pin with Respect to VSS ..... -0.6V to V<sub>CC</sub>+0.5V
- Applied Voltage on A9 Pin with Respect to VSS ..... -0.6V to 13.5V
- Applied V<sub>PP</sub> Voltage with Respect to VSS .....-0.6V to 13.5V
- Applied READ Voltage (Functionality is guaranteed between these limits) .....+3.0V to 3.6V

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

**D.C. Characteristics**



Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>CC</sub>	Conditions				
<b>Read operation</b>							
V <sub>OH</sub>	Output High Level	3.3V	I <sub>OH</sub> =-0.4mA	2.4	—	—	V
V <sub>OL</sub>	Output Low Level	3.3V	I <sub>OL</sub> =2.1mA	—	—	0.45	V
V <sub>IH</sub>	Input High Level	3.3V	—	2	—	V <sub>CC</sub> +0.5	V
V <sub>IL</sub>	Input Low Level	3.3V	—	-0.3	—	0.8	V
I <sub>LI</sub>	Input Leakage Current	3.3V	V <sub>IN</sub> =0 to 3.6V	-5	—	5	μA
I <sub>LO</sub>	Output Leakage Current	3.3V	V <sub>OUT</sub> =0 to 3.6V	-10	—	10	μA
I <sub>CC</sub>	VCC Active Current	3.3V	$\overline{CE}=V_{IL}$ , f=5MHz, I <sub>OUT</sub> =0mA	—	—	15	mA
I <sub>SB1</sub>	Standby Current (CMOS)	3.3V	$\overline{CE}=V_{CC}\pm 0.3V$	—	1	10	μA
I <sub>SB2</sub>	Standby Current (TTL)	3.3V	$\overline{CE}=V_{IH}$	—	—	0.6	mA
I <sub>PP</sub>	VPP Read/Standby Current	3.3V	$\overline{CE}=\overline{OE}=V_{IL}$ , V <sub>PP</sub> =V <sub>CC</sub>	—	—	100	μA
<b>Programming operation</b>							
V <sub>OH</sub>	Output High Level	6V	I <sub>OH</sub> =-0.4mA	2.4	—	—	V
V <sub>OL</sub>	Output Low Level	6V	I <sub>OL</sub> =2.1mA	—	—	0.45	V
V <sub>IH</sub>	Input High Level	6V	—	0.7V <sub>CC</sub>	—	V <sub>CC</sub> +0.5	V
V <sub>IL</sub>	Input Low Level	6V	—	-0.5	—	0.8	V
I <sub>LI</sub>	Input Load Current	6V	V <sub>IN</sub> =V <sub>IL</sub> , V <sub>IH</sub>	—	—	5	μA
V <sub>H</sub>	A9 Product ID Voltage	6V	—	11.5	—	12.5	V
I <sub>CC</sub>	VCC Supply Current	6V	—	—	—	40	mA
I <sub>PP</sub>	VPP Supply Current	6V	$\overline{CE}=V_{IL}$	—	—	10	mA
<b>Capacitance</b>							
C <sub>IN</sub>	Input Capacitance	3.3V	V <sub>IN</sub> =0V	—	8	12	pF
C <sub>OUT</sub>	Output Capacitance	3.3V	V <sub>OUT</sub> =0V	—	8	12	pF
C <sub>VPP</sub>	VPP Capacitance	3.3V	V <sub>PP</sub> =0V	—	18	25	pF

**A.C. Characteristics**

Ta=+25°C±5°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>CC</sub>	Conditions				
<b>Read operation</b>							
t <sub>ACC</sub>	Address to Output Delay	3.3V	$\overline{CE}=\overline{OE}=V_{IL}$	—	—	90	ns
t <sub>CE</sub>	Chip Enable to Output Delay	3.3V	$\overline{OE}=V_{IL}$	—	—	90	ns
t <sub>OE</sub>	Output Enable to Output Delay	3.3V	$\overline{CE}=V_{IL}$	—	—	45	ns
t <sub>DF</sub>	$\overline{CE}$ or $\overline{OE}$ High to Output Float, Whichever Occurred First	3.3V	—	—	—	40	ns
t <sub>OH</sub>	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , Whichever Occurred First	3.3V	—	0	—	—	ns

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>CC</sub>	Conditions				
<b>Programming operation</b>							
t <sub>AS</sub>	Address Setup Time	6V	—	2	—	—	μs
t <sub>OES</sub>	$\overline{OE}$ Setup Time	6V	—	2	—	—	μs
t <sub>DS</sub>	Data Setup Time	6V	—	2	—	—	μs
t <sub>AH</sub>	Address Hold Time	6V	—	0	—	—	μs
t <sub>DH</sub>	Data Hold Time	6V	—	2	—	—	μs
t <sub>DFP</sub>	Output Enable to Output Float Delay	6V	—	0	—	130	ns
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	6V	—	2	—	—	μs
t <sub>PW</sub>	$\overline{CE}$ Program Pulse Width	6V	—	30	75	105	μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	6V	—	2	—	—	μs
t <sub>CES</sub>	$\overline{CE}$ Setup Time	6V	—	2	—	—	μs
t <sub>OE</sub>	Data Valid from $\overline{OE}$	6V	—	—	—	150	ns
t <sub>PRT</sub>	V <sub>PP</sub> Pulse Rise Time During Programming	6V	—	2	—	—	μs

**Test waveforms and measurements**

**Output test load**


Note:  $C_L=100\text{pF}$  including jig capacitance.

**Functional Description**
**Programming of the HT27LC4096**

When the HT27LC4096 is delivered, the chip has all 4096K bits in the "ONE", or HIGH state. "ZEROS" are loaded into the HT27LC4096 through programming.

The programming mode is entered when  $12.5\pm 0.2\text{V}$  is applied to the V<sub>PP</sub> pin,  $\overline{OE}$  is at V<sub>IH</sub>, and  $\overline{CE}$  is V<sub>IL</sub>. For programming, the data to be programmed is applied with 16 bits in parallel to the data pins.

The programming flowchart in Figure 3 shows the fast interactive programming algorithm. The interactive algorithm reduces programming time by using 30μs to 105μs programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data is not verified, additional pulses are given until it is verified or until the maximum number of pulses is reached while sequencing through each address of the HT27LC4096. This process is repeated while se-

quencing through each address of the HT27LC4096. This part of the programming algorithm is done at =6.0V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. This ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is read at  $V_{CC}=V_{PP}=3.3\pm 0.3\text{V}$  to verify the entire memory.

**Program inhibit mode**

Programming of multiple HT27LC4096 in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for  $\overline{CE}$ , all like inputs of the parallel HT27LC4096 may be common. A TTL low-level program pulse applied to an HT27LC4096  $\overline{CE}$  input with  $V_{pp}=12.5\pm 0.2\text{V}$ , and  $\overline{OE}$  HIGH will program that HT27LC4096. A high-level  $\overline{CE}$  input inhibits the HT27LC4096 from being programmed.

**Program verify mode**

Verification should be performed on the programmed bits to determine whether they were correctly programmed. The verification should be performed with  $\overline{OE}$  at  $V_{IL}$ , and  $\overline{CE}$  at  $V_{IH}$ , and  $V_{PP}$  at its programming voltage.

**Auto product identification**

The Auto Product Identification mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and the type. This mode is intended for programming to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the  $25^{\circ}\text{C}\pm 5^{\circ}\text{C}$  ambient temperature range that is required when programming the HT27LC4096.

To activate this mode, the programming equipment must force  $12.0\pm 0.5\text{V}$  on the address line A9 of the HT27LC4096. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from  $V_{IL}$  to  $V_{IH}$ , when  $A1=V_{IH}$ . All other address lines must be held at  $V_{IH}$  during Auto Product Identification mode.

Byte 0 ( $A0=V_{IL}$ ) represents the manufacturer code, and byte 1 ( $A0=V_{IH}$ ), the device code. For HT27LC4096, these two identifier bytes are given in the Operation mode truth table. When  $A1=V_{IL}$ , the HT27LC4096 will read out the binary code of 7F, continuation code, to signify the unavailability of manufacturer ID codes.

**Read mode**

The HT27LC4096 has two control functions, both of which must be logically satisfied in order to obtain data at outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs ( $t_{OE}$ ) after the falling edge of  $\overline{OE}$ , assuming the  $\overline{CE}$  has been LOW and addresses have been stable for at least  $t_{ACC}-t_{OE}$ .

**Standby mode**

The HT27LC4096 has CMOS standby mode which reduces the maximum  $V_{CC}$  current to  $10\mu\text{A}$ . It is placed in CMOS standby when  $\overline{CE}$  is at  $V_{CC}\pm 0.3\text{V}$ . The HT27LC4096 also has a TTL-standby mode which reduces the maximum  $V_{CC}$  current to  $0.6\text{mA}$ . It is placed in TTL-standby when  $\overline{CE}$  is at  $V_{IH}$ . When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

**Two-line output control function**

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selection function, while  $\overline{OE}$  be made a common connection to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

**System considerations**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a  $0.1\mu\text{F}$  ceramic capacitor (high frequency, low inherent inductance) should be used on each device between  $V_{CC}$  and  $V_{PP}$  to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a  $4.7\mu\text{F}$  bulk electrolytic capacitor should be used between  $V_{CC}$  and  $V_{PP}$  for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

**Operation mode truth table**

All the operation modes are shown in the table following.

Mode	$\overline{CE}$	$\overline{OE}$	A0	A1	A9	VPP	Output
Read	$V_{IL}$	$V_{IL}$	X	X	X	$V_{CC}$	Dout
Output Disable	$V_{IL}$	$V_{IH}$	X	X	X	$V_{CC}$	High Z
Standby (TTL)	$V_{IH}$	X	X	X	X	$V_{CC}$	High Z
Standby (CMOS)	$V_{CC} \pm 0.3V$	X	X	X	X	$V_{CC}$	High Z
Program	$V_{IL}$	$V_{IH}$	X	X	X	$V_{PP}$	$D_{IN}$
Program Verify	X	$V_{IL}$	X	X	X	$V_{PP}$	$D_{OUT}$
Product Inhibit	$V_{IH}$	X	X	X	X	$V_{PP}$	High Z
Manufacturer Code (3)	$V_{IL}$	$V_{IL}$	$V_{IL}$	$V_{IH}$	$V_H(1)$	$V_{CC}$	1C
Device Type Code (3)	$V_{IL}$	$V_{IL}$	$V_{IH}$	$V_{IH}$	$V_H(1)$	$V_{CC}$	05

 Note: (1)  $V_H = 12.0V \pm 0.5V$ 

 (2) X=Either  $V_{IH}$  or  $V_{IL}$ 

 (3) For Manufacturer Code and Device Code,  $A1=V_{IH}$ , When  $A1=V_{IL}$ , both codes will read 7F

**Product Identification Code**

Code	Pins										Hex Data
	A0	A1	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	
Manufacturer	0	1	0	0	0	1	1	1	0	0	1C
Device Type	1	1	0	0	0	0	0	1	0	1	05
Continuation	0	0	0	1	1	1	1	1	1	1	7F
	1	0	0	1	1	1	1	1	1	1	7F




Figure 1. A.C. waveforms for read operation





Figure 2. Programming waveforms




Note: Either 105µs or 30µs pulse.

Figure 3. Fast programming flowchart




**Package Information**

40-pin DIP (600mil) outline dimensions



Symbol	Dimensions in mil		
	Min.	Nom.	Max.
A	2045	—	2065
B	535	—	555
C	145	—	155
D	125	—	145
E	16	—	20
F	50	—	70
G	—	100	—
H	595	—	615
I	635	—	670
$\alpha$	0°	—	15°


44-pin PLCC outline dimensions



Symbol	Dimensions in mil		
	Min.	Nom.	Max.
A	680	—	700
B	648	—	658
C	680	—	700
D	648	—	658
E	145	—	155
F	—	—	190
G	20	—	—
H	—	50	—
I	16	—	22
J	24	—	32
K	8	—	12
$\alpha$	0°	—	10°


**Product Tape and Reel Specifications**

**Reel dimensions**



PLCC 44

Symbol	Description	Dimensions in mm
A	Reel Outer Diameter	330±1.0
B	Reel Inner Diameter	100±0.1
C	Spindle Hole Diameter	13.0+0.5 -0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.8+0.3 -0.2
T2	Reel Thickness	38.2±0.2

**Carrier tape dimensions**

**PLCC 44**

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
P	Cavity Pitch	24.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	2.0 Min.
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	18.0±0.1
B0	Cavity Width	18.0±0.1
K1	Cavity Depth	NA
K2	Cavity Depth	4.9±0.1
t	Carrier Tape Thickness	0.33±0.05
C	Cover Tape Width	21.3

**Holtek Semiconductor Inc. (Headquarters)**

No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan  
Tel: 886-3-563-1999  
Fax: 886-3-563-1189  
<http://www.holtek.com.tw>

**Holtek Semiconductor Inc. (Sales Office)**

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan  
Tel: 886-2-2782-9635  
Fax: 886-2-2782-9636  
Fax: 886-2-2782-7128 (International sales hotline)

**Holtek Semiconductor (Shanghai) Inc.**

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China  
Tel: 021-6485-5560  
Fax: 021-6485-0313  
<http://www.holtek.com.cn>

**Holtek Semiconductor (Hong Kong) Ltd.**

Block A, 3/F, Tin On Industrial Building, 777-779 Cheung Sha Wan Rd., Kowloon, Hong Kong  
Tel: 852-2-745-8288  
Fax: 852-2-742-8657

**Holmate Semiconductor, Inc.**

46712 Fremont Blvd., Fremont, CA 94538  
Tel: 510-252-9880  
Fax: 510-252-9885  
<http://www.holmate.com>

Copyright © 2002 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at <http://www.holtek.com.tw>.