

# $1M \times 4$ BANKS $\times 32$ BIT DDR SDRAM

# **1. GENERAL DESCRIPTION**

W941232AD is a CMOS Double Data Rate synchronous dynamic random access memory (DDR SDRAM), organized as 1,048,576 words  $\times$  4 banks  $\times$  32 bits. Using pipelined architecture and 0.175  $\mu m$  process technology, W941232AD delivers a data bandwidth of up to 800M words per second (-5). For different application, W941232AD was sorted into the following speed grades: -5. The -5 parts can run up to 200 MHz/CL3.

All inputs reference to the positive edge of CLK (except for DQ, DM, and CKE). The timing reference point for the differential clock is when the CLK and  $\overline{\text{CLK}}$  signals cross during a transition. And Write and Read data are synschronized with the both edges of DQS (Data Strobe).

By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W941232AD is ideal for main memory in high performance applications.

# 2. FEATURES


- 2.5V 2.95V Power Supply
- Double Data Rate architecture; two data transfers per clock cycle
- Differential clock inputs (CLK and  $\overline{\text{CLK}}$ )
- DQS is edge-aligned with data for Read; center-aligned with data for Write
- CAS Latency: 3 and 4
- Burst Length: 2, 4 and 8
- Auto Refresh and Self Refresh
- Precharged Power Down and Active Power Down
- Write Data Mask
- Write Latency = 1
- 4K Refresh cycles / 64 mS
- Interface: SSTL-2
- Packaged in LQFP 100-pin, 630 x 866 mil, 0.65 mm pin pitch

## **3. KEY PARAMETERS**

SYMBOL	DESCRIPTIC	DN	MIN./ MAX.	-5
t <sub>ск</sub>	Clock Cycle Time	min.	5 nS	
		CL = 4	min.	
t <sub>RAS</sub>	Active to Precharge Con	min.	40 nS	
t <sub>RC</sub>	Active to Ref/Active Con	nmand Period	min.	65 nS
IDD1	Operation Current (Sing	e bank)	max.	330
IDD4	Burst Operation Current	max.	490	
IDD6	Self-Refresh Current		max.	1.5



## **4. PIN CONFIGURATION**






# **5. PIN DESCRIPTION**

PIN NUMBER	PIN NAME	FUNCTION	DESCRIPTION
			Multiplexed pins for row and column address.
31–34, 36, 37, 45, 47 – 51	A0 – A11	Address	Row address: A0 – A11.
47 01			Column address: A0 – A7. (A8 is used for Auto Precharge)
29, 30	BA0, BA1	Bank Address	Select bank to activate during row address latch time, or bank to read/write during column address latch time.
97, 98, 100, 1, 3, 4, 6, 7, 9, 10, 12, 13, 17, 18, 20, 21, 60, 61, 63, 64, 68, 69, 71, 72, 74, 75, 77, 78, 80, 81, 83, 84		Data Input/ Output	The DQ0 – DQ31 input and output data are synchronized with both edges of DQS.
94	DQS	Data Strobe	DQS is Bi-directional signal. DQS is input signal during write operation and output signal during read operation. It is Edge- aligned with read data, Center-aligned with write data.
28 <del>CS</del>		Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
25, 26, 27	25, 26, 27 RAS, Comman		Command inputs (along with $\overline{\text{CS}}$ ) define the command being entered.
23, 24, 56, 57	23, 24, 56, 57 DM0 – DM3 W		DM is an input mask signal for writes data. When DM is asserted "high" in burst write, the input data is masked. DM is synchronized with both edges of DQS.
54, 55	CLK, CLK	Differential Clock Inputs	All address and control input signals are sampled on the crossing of the positive edge of CLK and negative edge of $\overline{\rm CLK}$ .
53	CKE	Clock Enable	CKE controls the clock activation and deactivation. CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding CLK, CLK and CKE are disabled during POWER-DOWN. Input
			buffers, excluding CKE are disabled during SELF REFRESH.
58	VREF	Reference Voltage	VREF is reference voltage for inputs.
15, 35, 65, 96	Vdd	Power (+2.5 – 2.95V)	Power for logic circuit inside DDR SDRAM.
16, 46, 66, 85	Vss	Ground	Ground for logic circuit inside DDR SDRAM.
2, 8, 14, 22, 59, 67, 73, 79, 86, 95			Separated power from VDD, used for output buffer, to improve noise immunity
5, 11, 19, 62, 70, 76, 82, 92, 99	VssQ	Ground for I/O Buffer	Separated ground from Vss, used for output buffer, to improve noise immunity
38–44, 87–91, 93	NC	No Connection	No connection



## 6. BLOCK DIAGRAM





# 7. DC CHARACTERISTICS

## **Absolute Maximum Ratings**

SYMBOL	PARAMETER	RATING	UNIT	NOTES
Vin	Input Voltage Relative to Vss	-0.3 - VDD +0.3	V	1
Vout	Output Voltage Relative to Vss	-0.3 – VDDQ +0.3	V	1
Vdd	Power Supply Voltage Relative to Vss	-0.3 – 3.6	V	1
Vddq	I/O Power Supply Voltage relative to Vss	-0.3 - 3.6	V	1
Topr	Operating Temperature	0 – 70	°C	1
Tstg	Storage Temperature	-55 – 150	°C	1
TSOLDER	Soldering Temperature (10s)	260	°C	1
PD	Power Dissipation	1	W	1
Ιουτ	Short Circuit Output Current	50	mA	1

# **Recommended DC Operating Conditons**

(VDD/VDDQ =2.5 - 2.95VV  $\pm5\%,$  TA = 0 to 70  $^{\circ}C)$ 

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
Vdd	Supply Voltage	2.5	-	2.95	V	2
VddQ	Supply Voltage	2.5	-	2.95	V	2
VREF	Input Reference Voltage	0.49 x VddQ	0.50 x VddQ	0.51 x VddQ	V	2, 3
Vtt	Termination Voltage (System)	VREF -0.04	VREF	VREF +0.04	V	2, 8
VIH (DC)	Input High Voltage (DC)	VREF +0.15	-	VDDQ +0.3	V	2
VIL (DC)	Input Low Voltage (DC)	-0.3	-	Vref – 0.15	V	2
VICK (DC)	Differential Clock DC Input Voltage	-0.3	-	VDDQ +0.3	V	15
VID (DC)	Input Differential Voltage CLK and CLK inputs (DC)	0.36	-	VDDQ +0.6	V	13, 15
VIH (AC)	Input High Voltage (AC)	VREF +0.31	-	-	V	2
VIL (AC)	Input Low Voltage (AC)	-	-	Vref – 0.31	V	2
VID (AC)	Input Differential Voltage CLK and CLK inputs (AC)	0.7	-	VDDQ +0.6	V	13, 15
VX (AC)	Differential AC input Cross Point Voltage	VddQ/2 -0.2	-	VDDQ/2 +0.2	V	12, 15
VISO (AC)	Differential Clock AC Middle Point	VDDQ/2 -0.2	-	VDDQ/2 +0.2	V	14, 15

Note: Undershoot Limit: VIL(min) = -0.9V with a pulse width  $\leq 5 \text{ nS}$ Overshoot Limit: VIH(max) = VDDQ +0.9V with a pulse width  $\leq 5 \text{ nS}$ VIH(DC) and VIL(DC) are levels to maintain the current logic state. VIH(AC) and VIL(AC) are levels to change to the new logic state.



# Capacitance

(VDD/VDDQ = 2.5 – 2.95V, f = 1 MHz, TA = 25°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
CIN	Input Capacitance (except for CLK pins)	2	4.5	pF
CCLK	Input Capacitance (CLK pins)	3	5.5	pF
CI/O	DQ, DQS, DM Capacitance	1.5	6	pF

Note: These parameters are periodically sampled and not 100% tested.


# Leakage and Output Buffer Characteristics

SYMBOL	PARAMETER		MIN.	MAX.	UNITS	NOTES
	Input Leakage Current					
lı(L)	$(0V \le VIN \le VDDQ$ , All other pins not test = 0V)	-2	2	μA		
lo(L)	Output Leakage Current		-5	5		
10(L)	(Output disabled, $0V \leq VOUT \leq VDDC$	(ב	-5	5	μA	
Vон	Output High Voltage		Vtt		V	
VOH	(under AC test load condition)		+0.76	-	V	
Vol	Output Low Voltage	<b></b>		VTT	V	
VOL	(under AC test load condition)	Full Strength	-	-0.76	v	
Іон (DC)	Output Minimum Source DC Current	, i i i i i i i i i i i i i i i i i i i		-	mA	4, 6
IOL (DC)	Output Minimum Sink DC Current		15.2	-	mA	4, 6



## **DC Characteristics**

SYM.	PARAMETER	MAX.	UNIT	NOTES	
5 T WI.	FANAMETEN	-5	UNIT	NOILS	
Idd1	OPERATING CURRENT: One Bank Active-Read-Precharge; Burst=2; trc = trc min; CL = 3; tck = tck min; lout = 0 mA; Address and control inputs changing once per clock cycle.	330	mA	7, 9	
IDD2P	PRECHARGE-POWER-DOWN STANDBY CURRENT: All Banks Idle; Power down mode; CKE $\leq$ VIL max; tck = tck min; Vin = VREF for DQ, DQS and DM	1	mA		
Idd2n	IDLE STANDBY CURRENT: $\overrightarrow{CS} \ge V_{IH}$ min; All Banks Idle; CKE $\ge V_{IH}$ min; tck = tck min; Address and other control inputs changing once per clock cycle; Vin $\ge V_{IH}$ min or Vin $\le V_{IL}$ max for DQ, DQS and DM	58	mA	7	
Idd3p	ACTIVE POWER-DOWN STANDBY CURRENT: One Bank Active; Power down mode; CKE ≤ VIL max; tck = tck min	2	mA		
Idd3n	ACTIVE STANDBY CURRENT: $\overrightarrow{CS} \ge VIH min$ ; CKE $\ge VIH min$ ; One Bank Active-Precharge; trc = tras max; tck = tck min; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	210	mA	7	
ldd4r	OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; $CL = 3$ ; tck = tck min; $IOUT = 0$ mA	490	mA	7, 9	
Idd4w	OPERATING CURRENT: Burst = 2; Write; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; $CL = 3$ ; $tck = tck$ min; DQ, DM and DQS inputs changing twice per clock cycle	410	mA	7	
IDD5	AUTO REFRESH CURRENT: trc = trFc min	350	mA	7	
IDD6	SELF REFRESH CURRENT: CKE $\leq$ 0.2V	1.5	mA		





# 8. AC CHARACTERISTICS AND OPERATING CONDITION (Notes: 10, 12)

			-5			NOTEO
SYMBOL	PARAMETER		MIN.	MAX.	UNITS	NOTES
tRC	Active to Ref/Active Command Period		65			
tRFC	Ref to Ref/Active Command Period		75		-	
tras	Active to Precharge Command Period		40	100000	_	
tRCDR	Active to Read Command Delay Time		20		nS	
tRCDW	Active to Write Command Delay Time		10		-	
tRAP	Active to Read with Auto Precharge Enable		20		-	
tCCD	Read/Write(a) to Read/Write(b) Command P	eriod	1		tск	
tRP	Precharge to Active Command Period		20			
tRRD	Active(a) to Active(b) Command Period		10			
twR	Write Recovery Time		10		-	
tDAL	Auto Precharge Write Recovery + Precharge	Time	30		-	
		CL = 3	5	10		
tcĸ	CLK Cycle Time	CL = 4	-	-	nS	
tac	Data Access Time from CLK, CLK		-0.7	0.7		10
<b>t</b> DQSCK	DQS Output Access Time from CLK, $\overline{CLK}$		-0.7	0.7		16
tDQSQ	Data Strobe Edge to Output Data Edge Skew	v		0.45		
tсн	CLk High Level Width		0.45	0.55	4	44
tcL	CLK Low Level Width		0.45	0.55	tcĸ	11
tHP	CLK Half Period (minimum of actual tCH, tCL)		Min. (tcL,tcH)			
tqн	DQ Output Data Hold Time from DQS		tн⊳-0.45		nS	
<b>t</b> RPRE	DQS Read Preamble Time		0.9	1.1	4	44
<b>t</b> RPST	DQS Read Postamble Time		0.4	0.6	tck	11
tDS	DQ and DM Setup Time		0.45			
tDH	DQ and DM Hold Time		0.45		nS	
<b>t</b> DIPW	DQ and DM Input Pulse Width (for each inpu	t)	2			
<b>t</b> DQSH	DQS Input High Pulse Width		0.4	0.6	tour	14
<b>t</b> DQSL	DQS Input Low Pulse Width		0.4	0.6	tck	11
twpres	Clock to DQS Write Preamble Set-up Time		0		nS	
twpre	DQS Write Preamble Time		0.25			
twpst	DQS Write Postamble Time		0.4	0.6	tск	11
tDQSS	Write Command to First DQS Latching Trans	sition	0.8	1.2		
tıs	Input Setup Time		1			
tн	Input Hold Time		1			
tipw	Control & Address Input Pulse Width (for eac	h input)	2.5			
tHZ	Data-out High-impedance Time from CLK,	-0.8	0.8	nS		
tız	Data-out Low-impedance Time from CLK, C	LK	-0.8	0.8	]	
t⊤(SS)	SSTL Input Transition		0.5	1.5	1	
twrr	Internal Write to Read Command Delay	1		tск		
<b>t</b> XSRD	Exit Self Refresh to Read Command	200		tск		
tREF	Refresh Time (4k)			64	mS	
<b>t</b> MRD	Mode Register Set Cycle Time		10		nS	


VDD/VDDQ =2.5V - 2.95V



## **AC Test Conditions**

SYMBOL	PARAMETER	VALUE	UNIT	NOTE
Vін	Input High Voltage (AC)	VREF +0.31	V	
VIL	Input Low Voltage (AC)	Vref -0.31	V	
Vref	Input Reference Voltage	0.5 x VDDQ	V	
Vtt	Termination Voltage	0.5 x VDDQ	V	
Vswing	Input Signal Peak to Peak Swing	1.0	V	
Vr	Differential Clock Input Reference Voltage	V <sub>×</sub> (AC)	V	
VID(AC)	Input Difference Voltage CLK and CLK inputs (AC)	1.5	V	
SLEW	Input Signal Minimum Slew Rate	1.0	V/nS	
Votr	Output Timing Measurement Reference Voltage	0.5 x VDDQ	V	

VDD/VDDQ = 2.5V - 2.95V




Notes:

- (1) Conditions outside the limits listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device.
- (2) All voltages are referenced to Vss, Vssq.
- (3) Peak to peak AC noise on VREF may not exceed  $\pm 2\%$  VREF(DC).

#### **Winbond** Electronics Corp.

- (4) VOH = 1.95V, VOL = 0.35V
- (5) VOH = 1.9V, VOL = 0.4V
- (6) The values of IOH(DC) is based on VDDQ = 2.3V and VTT = 1.19V. The values of IOL(DC) is based on VDDQ = 2.3V and VTT = 1.11V.
- (7) These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of tck and tRc.
- (8) VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
- (9) These parameters depend on the output loading. Specified values are obtained with the output open.
- (10) Transition times are measured between VIH min(AC) and VIL max(AC). Transition (rise and fall) of input signals have a fixed slope.
- (11) IF the result of nominal calculation with regard to tcκ contains more than one decimal place, the result is rounded up to the nearest decimal place.
   (i.e., tDQSS = 0.75 × tcκ, tcκ = 5 nS, 0.75 × 5 nS = 3.75 nS is rounded up to 3.7 nS.)
- (12) Vx is the differential clock cross point voltage where input timing measurement is referenced.
- (13) VID is magnitude of the difference between CLK input level and CLK input level.
- (14) VISO means {VICK(CLK)+VICK(CLK)}/2.
- (15) Refer to the figure below.



(16) tac and tDQSCK depend on the clock jitter. These timing are measured at stable clock.



# **Operation Mode**

The following table shows the operation commands.

#### **Simplified Truth Table**

SYM.	COMMAND	DEVICE STATE	CKEn-1	CKEn	DM	BA0, BA1	<b>A</b> 8	A11-A9, A7-A0	cs	RAS	CAS	WE
ACT	Bank Active	Idle <sup>(3)</sup>	н	Х	Х	V	V	V	L	L	Н	Н
PRE	Bank Precharge	Any <sup>(3)</sup>	н	Х	Х	V	L	Х	L	L	Н	L
PREA	Precharge All	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L
WRIT	Write	Active <sup>(3)</sup>	н	Х	Х	V	L	V	L	Н	L	L
WRITA	Write with Auto Precharge	Active <sup>(3)</sup>	н	х	х	V	н	V	L	Н	L	L
READ	Read	Active <sup>(3)</sup>	н	Х	Х	V	L	V	L	Н	L	Н
READA	Read with Auto Precharge	Active <sup>(3)</sup>	н	х	х	V	Н	v	L	н	L	Н
MRS	Mode Register Set	Idle	Н	Х	Х	L, L	С	С	L	L	L	L
EMRS	Extended Mode Regiser Set	Idle	н	Х	х	H, L	V	V	L	L	L	L
NOP	No Operation	Any	н	Х	Х	Х	Х	Х	L	Н	Н	Н
BST	Burst Read Stop	Active	н	Х	Х	Х	Х	Х	L	Н	Н	L
DSL	Device Deselect	Any	н	Х	Х	Х	Х	Х	Н	Х	Х	Х
AREF	Auto Refresh	Idle	н	Н	Х	Х	Х	Х	L	L	L	Н
SELF	Self Refresh Entry	Idle	н	L	Х	Х	Х	Х	L	L	L	Н
SELEX	Self Refresh Exit	Idle (Self	L	Н	х	х	х	х	Н	Х	Х	Х
JLLLX	Sell Reliesh Exit	Refresh)			~	^	^	^	L	Н	Н	Х
PD	Power Down Mode	Idle/Active <sup>(4)</sup>	н	L	х	х	х	x	Н	Х	Х	Х
FD	Entry	Iule/Active	п	L	^	^	^	^	L	Н	Н	Х
PDEX	Power Down Mode	Any (Power	L	Н	х	х	х	х	Н	Х	Х	Х
	Exit	Down)							L	Н	Н	Х
WDE	Data Write Enable	Active	Н	Х	L	Х	Х	Х	Х	Х	Х	Х
WDD	Data Write Disable	Active	Н	х	Н	х	х	х	х	Х	х	х

Notes:

1. V = Valid X = Don't Care L = Low level H = High level

2.  $CKE_n$  signal is input level when commands are issued.

 $\mathsf{CKE}_{\mathsf{n-1}}$  signal is input level one clock cycle before the commands are issued.

3. These are state designated by the BA0, BA1 signals.

4. Power Down Mode can not entry in the burst cycle.



CURRENT STATE	CS	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	н	Х	Х	Х	Х	DSL	Nop	
	L	Н	Н	Х	Х	NOP/BST	Nop	
	L	н	L	Н	BA, CA, A8	READ/READ A	ILLEGAL	3
Idle	L	н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	Row activating	
	L	L	Н	L	BA, A8	BA, A8 PRE/PREA Nop		
	L	L	L	Н	Х	AREF/SELF	Refresh or Self refresh	2
	L	L	L	L	Op-Code	MRS/EMRS	Mode register accessing	2
	Н	Х	Х	Х	Х	DSL	Nop	
	L	н	Н	Х	Х	NOP/BST	Nop	
	L	н	L	Н	BA, CA, A8	READ/READ A	Begin read: Determine AP	4
Row active	L	Н	L	L	BA, CA, A8	WRIT/WRITA	Begin write: Determine AP	4
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	Precharge	5
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
_	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Continue burst to end	
	L	н	Н	Н	Х	NOP	Continue burst to end	
	L	н	Н	L	Х	BST	Burst stop	
	L	н	L	Н	BA, CA, A8	READ/READ A	Term burst, new read: Determine AP	6
Read	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	Term burst, precharging	
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	н	L	Н	BA, CA, A8	READ/READ A	ILLEGAL	6, 7
Write	L	н	L	L	BA, CA, A8	WRIT/WRITA	Term burst, start Write: Determine AP	6
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	Term burst. precharging	8
	L	L	L	н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	

Function Truth Table (Note 1)



CURRENT STATE	CS	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	Н	Х	Х	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL	
Read with Auto Prechange	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
condinge	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL	
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL	
Write with Auto Precharge	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	
reonarge	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
-	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Nop-> Idle after tRP	
	L	Н	Н	Н	Х	NOP	Nop-> Idle after tRP	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL	3
Precharging	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	Nop->Idle after tRP	
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Nop-> Row active after tRCD	
	L	Н	Н	Н	Х	NOP	Nop-> Row active after tRCD	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL	3
Row Activating	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	

#### Function Truth Table (Continued)



CURRENT STATE	cs	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	н	х	Х	х	х	DSL	Nop->Row active after twr	
	L	н	н	Н	х	NOP	Nop->Row active after twR	
	L	Н	Н	L	Х	BST	ILLEGAL	
Write	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL	3
Recovering	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	н	х	х	х	х	DSL	Nop->Enter precharge after twR	
Write	L	н	Н	Н	х	NOP	Nop->Enter precharge after twR	
	L	Н	Н	L	Х	BST	ILLEGAL	
Recovering	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL	3
with Auto Precharge	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
i i contai go	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	н	Х	Х	Х	Х	DSL	Nop->Idle after tRC	
	L	Н	Н	Н	Х	NOP	Nop->Idle after tRC	
Refreshing	L	Н	Н	L	Х	BST	ILLEGAL	
Refreshing	L	Н	L	Н	Х	READ/WRIT	ILLEGAL	
	L	L	Н	Х	Х	ACT/PRE/PREA	ILLEGAL	
	L	L	L	Х	Х	AREF/SELF/MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Nop->Row after tmRD	
	L	н	Н	Н	Х	NOP	Nop->Row after tmRD	
Mode Register	L	н	Н	L	Х	BST	ILLEGAL	
Accessing	L	н	L	Х	Х	READ/WRIT	ILLEGAL	
	L	L	х	х	х	ACT/PRE/PREA/AREF/ SELF/MRS/EMRS	ILLEGAL	

#### Function Truth Table (Continued)

Notes:

1. All entries assume that CKE was active (High level) during the preceding clock cycle and the current clock cycle.

2. Illegal if any bank is not idle.

3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

4. Illegal if tRCD is not satisfied.

5. Illegal if tRAS is not satisfied.



- 6. Must satisfy burst interrupt condition.
- 7. Must avoid bus contention, bus turn around, and/or satisfy write recovery requirements.
- 8. Must mask preceding data which don't satisfy twR

Remark: H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data

CURRENT	CKE		$\overline{cs}$	RAS	CAS	WE	ADDRESS	ACTION	NOTES
STATE	n-1	n					ADDILLOU	Action	NOTED
	Н	Х	Х	Х	Х	Х	Х	INVALID	
	L	Н	Н	Х	Х	Х	Х	Exit Self Refresh->Idle after txsnr	
Self refresh	L	Н	L	Н	н	Х	Х	Exit Self Refresh->Idle after txsnr	
Sentenesi	L	Н	L	Н	L	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	Maintain Self Refresh	
	Н	Х	Х	Х	Х	Х	Х	INVALID	
Power Down	L	Н	Х	Х	Х	Х	Х	Exit Power down->Idle after tis	
	L	L	Х	Х	Х	Х	Х	Maintain power down mode	
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	
	Н	L	Н	Х	Х	Х	Х	Enter Power down	2
	Н	L	L	Н	Н	Х	Х	Enter Power down	2
All banks idle	Н	L	L	L	L	Н	Х	Self Refresh	1
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	L	Х	Х	Х	Х	Х	Х	Power down	2
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	
	Н	L	Н	Х	Х	Х	Х	Enter Power down	2
	Н	L	L	Н	Н	Х	Х	Enter Power down	2
Row Active	Н	L	L	L	L	Н	Х	ILLEGAL	
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	L	Х	Х	Х	Х	Х	Х	Power down	
Any state other than listed above	Н	Н	х	х	x	х	х	Refer to Function Truth Table	

## Function Truth Table for CKE

#### Notes:

1. Self refresh can enter only from the all banks idle state.

2. Power down can enter only from bank idle or row active state.

Remark: H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data



# 9. FUNCTIONAL DESCRIPTION

#### 1. Power Up Sequence

- (1) Apply power and attempt to CKE at a low state ( $\leq$  0.2V), all other inputs may be undefined
  - 1) Apply VDD before or at the same time as VDDQ.
  - 2) Apply VDDQ before or at the same time as VTT and VREF.
- (2) Start Clock and maintain stable condition for 200µs(min).
- (3) After stable power and clock, apply NOP and take CKE high.
- (4) Issue EMRS (Extended Mode Register Set) to enable DLL and establish Output Driver Type.
- (5) Issue MRS (Mode Register Set) to reset DLL and set device to idle with bit A8. (an additional 200 cycles(min) of clock are required for DLL Lock)
- (6) Issue precharge command for all banks of the device.
- (7) Issue two or more Auto Refresh commands.
- (8) Issue MRS-Initialize device operation.(If device operation mode is set at sequence 5, sequence 8 can be skipped.)

## 2. Command Function

#### 2-1 Bank Activate command

 $(\overline{RAS} = "L", \overline{CAS} = "H", \overline{WE} = "H", BA0, BA1 = Bank, A0 to A11 = Row Address)$ 

The Bank Activate command activates the bank designated by the BA (Bank address) signal. Row addresses are latched on A0 to A11 when this command is issued and the cell data is read out of the sense amplifiers. The maximum time that each bank can be held in the active state is specified as tRAS (max). After this command is issued, Read or Write operation can be executed.

#### 2-2 Bank Precharge command

 $(\overline{RAS} = "L", \overline{CAS} = "H", \overline{WE} = "L", BA0, BA1 = Bank, A8 = "L", A0 to A9, A11, A11 = Don't care)$ 

The Bank Precharge command percharges the bank designated by BA. The precharged bank is switched from the active state to the idle state.

#### 2-3 Precharge All command

 $(\overline{RAS} = "L", \overline{CAS} = "H", \overline{WE} = "L", BA0, BA1 = Don't care, A8 = "H", A0 to A9, A11, A11 = Don't care)$ 

The Precharge All command precharges all banks simultaneously. Then all banks are switched to the idle state.

#### 2-4 Write command

(RAS = "H", CAS = "L", WE = "L", BA0, BA1 = Bank, A8 = "L", A0 to A9, A11 = Column Address)

The write command performs a Write operation to the bank designated by BA. The write data are latched at both edges of DQS. The length of the write data (Burst Length) and column access sequence (Addressing Mode) must be in the Mode Register at power-up prior to the Write operation.

#### 2-5 Write with Auto Precharge command

 $(\overline{RAS} = "H", \overline{CAS} = "L", \overline{WE} = "L", BA0, BA1 = Bank, A8 = "H", A0 to A9, A11 = Column Address)$ 

# Electronics Corp.

The Write with Auto Precharge command performs the Precharge operation automatically after the Write operation. This command must not be interrupted by any other commands.

#### 2-6 Read command

 $(\overline{RAS} = "H", \overline{CAS} = "L", \overline{WE} = "H", BA0, BA1 = Bank, A8 = "L", A0 to A9, A11 = Column Address)$ 

The Read command performs a Read operation to the bank designated by BA. The read data are synchronized with both edges of DQS. The length of read data (Burst Length), Addressing Mode and  $\overline{CAS}$  Latency (access time from  $\overline{CAS}$  command in a clock cycle) must be programmed in the Mode Register at power-up prior to the Read operation.

#### 2-7 Read with Auto Precharge command

 $(\overline{RAS} = "H", \overline{CAS} = "L", \overline{WE} = "H", BA0, BA1 = Bank, A8 = "H", A0 to A9, A11 = Column Address)$ 

The Read with Auto precharge command automatically performs the Precharge operation after the Read operation.

1) READA  $\geq$  tRAS (min) - (BL/2) x tCK

Internal precharge operation begins after BL/2 cycle from Read with Auto Precharge command.

2)  $tRCD(min) \leq READA < tRAS(min) - (BL/2) x tCK$ 

Data can be read with shortest latency, but the internal Precharge operation does not begin until after tRAS (min) has completed.

This command must not be interrupted by any other command.

#### 2-8 Mode Register Set command

 $(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "L", BA0 = "L", BA1 = "L", A0 to A11 = Register Data)$ 

The Mode Register Set command programs the values of  $\overrightarrow{CAS}$  latency, Addressing Mode, Burst Length and DLL reset in the Mode Register. The default values in the Mode Register after power-up are undefined, therefore this command must be issued during the power-up sequence. Also, this command can be issued while all banks are in the idle state. Refer to the table for specific codes.

#### 2-9 Extended Mode Register Set command

 $(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "L", BA0 = "H", BA1 = "L", A0 to A11 = Register data)$ 

The Extended Mode Register Set command can be implemented as needed for function extensions to the standard (SDR-SDRAM). Currently the only available mode in EMRS is DLL enable/disable, decoded by A0. The default value of the extended mode register is not defined; therefore this command must be issued during the power-up sequence for enabling DLL. Refer to the table for specific codes.

#### Winbond Electronics Corp.

#### 2-10 No-Operation command

 $(\overline{RAS} = "H", \overline{CAS} = "H", \overline{WE} = "H")$ 

The No-Operation command simply performs no operation (same command as Device Deselect).

#### 2-11 Burst Read stop command

 $(\overline{RAS} = "H", \overline{CAS} = "H", \overline{WE} = "L")$ 

The Burst stop command is used to stop the burst operation. This command is only valid during a Burst Read operation.

#### 2-12 Device Deselect command

 $(\overline{CS} = "H")$ 

The Device Deselect command disables the command decoder so that the  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and Address inputs are ignored. This command is similar to the No-Operation command.

#### 2-13 Auto Refresh command

 $(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "H", CKE = "L", BA0, BA1, A0 to A11 = Don't care)$ 

The Auto Refresh command is used to refresh the row address provided by the internal refresh counter. The Refresh operation must be performed 4096 times within 64ms. The next command can be issued after tREF from the end of the Auto Refresh command. When the Auto Refresh command is used, all banks must be in the idle state.

#### 2-14 Self Refresh Entry command

 $(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "H", CKE = "L", BA0, BA1, A0 to A11 = don't care)$ 

The Self Refresh Entry command is used to enter Self Refresh mode. While the device is in Self Refresh mode, all input and output buffer (except the CKE buffer) are disabled and the Refresh operation is automatically performed. Self Refresh mode is exited by taking CKE "high" (the Self Refresh Exit command). During self refresh, DLLI is disable.

#### 2-15 Self Refresh Exit command

 $(CKE = "H", \overline{CS} = "H" \text{ or } CKE = "H", \overline{RAS} = "H", \overline{CAS} = "H")$ 

This command is used to exit from Self Refresh mode. Any subsequent commands can be issued after tXSNR (tXSRD for Read Command) from the end of this command.

#### 2-16 Data Write Enable/ Disable command

(DM = "L/H" or LDM, UDM = "L/H")

During a Write cycle, the DM or LDM, UDM signal functions as Data Mask and can control every word of the input data. The LDM signal controls DQ0 to DQ7 and UDM signal controls DQ8 to DQ15.

# Electronics Corp.

## 3. Read Operation

Issuing the Bank Activate command to the idle bank puts it into the active state. When the Read command is issued after tRCD from the Bank Activate command, the data is read out sequentially, synchronized with both edges of DQS (Burst Read operation). The initial read data becomes available after  $\overline{CAS}$  latency from the issuing of the Read command. The  $\overline{CAS}$  latency must be set in the Mode Register at power-up.

When the Precharge Operation is performed on a bank during a Burst Read and operation, the Burst operation is terminated.

When the Read with Auto Precharge command is issued, the Precharge operation is performed automatically after the Read cycle, then the bank is switched to the idle state. This command cannot be interrupted by any other commands. Refer to the diagrams for Read operation.

## 4. Write Operation

Issuing the Write command after tRCD from the bank activate command. The input data is latched sequentially, synchronizing with both edges(rising &falling) of DQS after the Write command (Burst write operation). The burst length of the Write data (Burst Length) and Addressing Mode must be set in the Mode Register at power-up.

When the Precharge operation is performed in a bank during a Burst Write operation, the Burst operation is terminated.

When the Write with Auto Precharge command is issued, the Precharge operation is performed automatically after the Write cycle, then the bank is switched to the idle state, The Write with Auto Precharge command cannot be interrupted by any other command for the entire burst data duration.

Refer to the diagrams for Write operation.

## 5. Precharge

There are two Commands, which perform the precharge operation (Bank Precharge and Precharge All). When the Bank Precharge command is issued to the active bank, the bank is precharged and then switched to the idle state. The Bank Precharge command can precharge one bank independently of the other bank and hold the unprecharged bank in the active state. The maximum time each bank can be held in the active state is specified as tRAS (max). Therefore, each bank must be precharged within tRAS(max) from the bank activate command.

The Precharge All command can be used to precharge all banks simultaneously. Even if banks are not in the active state, the Precharge All command can still be issued. In this case, the Precharge operation is performed only for the active bank and the precharge bank is then switched to the idle state.

# Electronics Corp.

## 6. Burst Termination

When the Precharge command is used for a bank in a Burst cycle, the Burst operation is terminated. When Burst Read cycle is interrupted by the Precharge command, read operation is disabled after clock cycle of ( $\overline{CAS}$  latency) from the Precharge command. When the Burst Write cycle is interrupted by the Precharge command . the input circuit is reset at the same clock cycle at which the precharge command is issued. In this case, the DM signal must be asserted "high: during twR to prevent writing the invalided data to the cell array.

When the Burst Read Stop command is issued for the bank in a Burst Read cycle, the Burst Read operation is terminated. The Burst read Stop command is not supported during a write burst operation. Refer to the diagrams for Burst termination.

## 7. Refresh Operation

Two types of Refresh operation can be performed on the device: Auto Refresh and Self Refresh. By repeating the Auto Refresh cycle, each bank in turn refreshed automatically. The Refresh operation must be performed 4096 times(rows)within 64ms. The period between the Auto Refresh command and the next command is specified by tRFC.

Self Refresh mode enter issuing the Self Refresh command (CKE asserted "low"). while all banks are in the idle state. The device is in Self Refresh mode for as long as cke held "low". In the case of 4096 burst Auto Refresh commands, 4096 burst Auto Refresh commands must be performed within 15.6us before entering and after exiting the Self Refresh mode. In the case of distributed Auto Refresh commands, distributed auto refresh commands must be issued every 15.6us and the last distributed Auto Refresh commands must be performed within 15.6us before entering the Self Refresh mode, the refresh operation must be performed within 15.6us. In Self Refresh mode, all input/output buffers are disable, resulting in lower power dissipation (except CKE buffer). Refer to the diagrams for Refresh operation.

## 8. Power Down Mode

Two types of Power Down Mode can be performed on the device: Active Standby Power Down Mode and Precharge Standby Power Down Mode.

When the device enters the Power Down Mode, all input/output buffers and DLL are disabled resulting in low power dissipation (except CKE buffer).

Power Down Mode enter asserting CKE "low" while the device is not running a burst cycle. Taking cke :high" can exit this mode. When CKE goes high, a No operation command must be input at next CLK rising edge. Refer to the diagrams for Power Down Mode.

## Winbond Electronics Corp.

## 9. Mode Register Operation

The mode register is programmed by the Mode Register Set command (MRS/EMRS) when all banks are in the idle state. The data to be set in the Mode Register is transferred using the A0 to A11 and BA0, BA1 address inputs.

The Mode Register designates the operation mode for the read or write cycle. The register is divided into five filed: (1) Burst Length field to set the length of burst data (2) Addressing Mode selected bit to designate the column access sequence in a Burst cycle (3)  $\overrightarrow{CAS}$  Latency field to set the assess time in clock cycle (4) DLL reset field to reset the dll (5) Regular/Extended Mode Register filed to select a type of MRS (Regular/Extended MRS). EMRS cycle can be implemented the extended function (DLL enable/Disable mode)

The initial value of the Mode Register (including EMRS) after power up is undefined; therefore the Mode Register Set command must be issued before power operation.

(1) Burst Length field (A2 to A0)

This field specifies the data length for column access using the A2 to A0 pins and sets the Burst Length to be 2, 4, and 8 words.

A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2 words
0	1	0	4 words
0	1	1	8 words
1	х	х	Reserved

(2) Addressing Mode Select (A3)

The Addressing Mode can be one of two modes; Interleave mode or Sequential Mode, When the A3 bit is "0", Sequential mode is selected. When the A3 bit is "1", Interleave mode is selected. Both addressing Mode support burst length 2, 4, and 8 words.

A3	Addressing mode			
0	Sequential			
0	Interleave			



• Address sequence of Sequential mode

A column access is performed by incrementing the column address input to the device. The address is varied by the Burst Length as the following.

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	n	2 words (address bits is A0)
Data 1	n + 1	not carried from A0 to A1
Data 2	n + 2	4 words (address bit A0, A1)
Data 3	n + 3	Not carried from A1 to A2
Data 4	n + 4	
Data 5	n + 5	8 words(address bits A2, A1 and A0)
Data 6	n + 6	Not carried from A2 to A3
Data 7	n + 7	2

Addressing Sequence of Sequential Mode

#### Addressing sequence of Interleave mode

A Column access is started from the inputted column address and is performed by interleaving the address bits in the sequence shown as the following.

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	2 words
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 2	A8 A7 A6 A5 A4 A3 A2 A1 A0	4 words
Data 3	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 4	A8 A7 A6 A5 A4 A3 A2 A1 A0	8 words
Data 5	A8 A7 A6 A5 A4 A3 $\overline{\text{A2}}$ A1 $\overline{\text{A0}}$	
Data 6	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 7	A8 A7 A6 A5 A4 A3 A2 A1 A0	γ

#### Address Sequence for Interleave Mode



(3)  $\overline{CAS}$  Latency field (A6 to A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first data read. The minimum values of  $\overline{CAS}$  Latency depends on the frequency of CLK.

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	Reserved
0	1	1	3
1	0	0	4
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

(4) DLL Reset bit (A8)

This bit is used to reset DLL. When the A8 bit is "1", DLL is reset.

(5) Mode Register /Extended Mode register change bits (BA0, BA1)

These bits are used to select MRS/EMRS.

BA1	BA0	A11 – A0
0	0	Regular MRS cycle
0	1	Extended MRS cycle
1	х	Reserved

(6) Extended Mode Register field

1) DLL Switch field (A0)

This bit is used to select DLL enable or disable

A0	DLL
0	Enable
1	Disable

2) Output Driver Size Control field (A1, A6)

This bit is used to select Output Driver Size,

A6	A1	Output driver
0	0	Full strength
0	1	60% strength
1	0	Reserved
1	1	30% strength

## (7) Reserved field


- Test mode entry bit (A7)
  - This bit is used to enter Test mode and must be set to "0" for normal operation.
- Reserved bits (A9, A8, A11)

These bits are reserved for future operations. They must be set to "0" for normal operation.




MODE RE	GISTER DEFIN	<u>IITION</u>				
BA0 BA1 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 Address Bus						
$\downarrow \downarrow \downarrow \downarrow \downarrow$	$\downarrow$ $\downarrow$ $\downarrow$					
13 / 12 / 10 / 9 / 8 /	7 6 5	4 / 3 / 2 / 1 / 0 / Extended Mode Register				
0* 0* Operating Mode	CAS Latency	BT Burst Latency				
* BA0 and BA1 must be 0, 0 to select the		Burst Latency				
Mode Register (vs. the						
Extended Mode Register).		$\begin{array}{c c} A3 = 0 \\ \hline A3 = 0 \\ \hline A3 = 1 \\ \hline 0 \hline \hline 0 \\ \hline 0 \\ \hline 0 \hline \hline 0 \\ \hline 0 \hline \hline 0 \\ \hline $				
		1 0 0 Reserved Reserved				
		1 0 1 Reserved Reserved				
		1 1 0 Reserved Reserved				
		1 1 1 Reserved Reserved				
		↓ A3 Burst Type				
		0 Sequential				
		1 Interleaved				
	A6 A5 A4	CAS Latency				
	0 0 0	Reserved				
	0 0 1	Reserved				
	0 1 0	Reserved 3				
	0 1 1 1 0 0	4				
	1 0 1	Reserved				
	1 1 0	Reserved				
	1 1 1	Reserved				
An-A9	A8 A7 A6-A0					
0	0 0 Valid	Normal Operation Normal Operation/Reset DLL				
0	0 1 VS	Vendor Specific Test Mode				
		All other states reserved				
VS = Vendou	Specific					








## Simplified State Diagram






## **10. TIMING WAVEFORMS**





# **11. PACKAGE DIAMENSION**





## **12. VERSION HISTORY**

VERSION	DATE	PAGE	DESCRIPTION
A1	Jan. 24, 2003		Datasheet



#### Headquarters No. 4, Creation Rd. III, Science-Based Industrial Park,

Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/

Taipei Office 9F, No.480, Rueiguang Rd., Neihu District, Taipei, 114, Taiwan, R.O.C. TEL: 886-2-8177-7168 FAX: 886-2-8751-3579 Winbond Electronics Corporation America 2727 North First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441798

Winbond Electronics Corporation Japan 7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800 Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.

> Publication Release Date: January 24, 2003 Revision A1