## **Low Voltage PLL Clock Driver**

The MPC9952 is a 3.3V compatible, PLL based clock driver device targeted for high performance clock tree applications. The device features a fully integrated PLL with no external components required. With output frequencies of up to 180MHz and eleven low skew outputs the MPC9952 is well suited for high performance designs. The device employs a fully differential PLL design to optimize jitter and noise rejection performance. Jitter is an increasingly important parameter as more microprocessors and ASiC's are employing on chip PLL clock distribution.

- Fully Integrated PLL
- Output Frequency up to 180MHz
- High Impedance Disabled Outputs
- Compatible with PowerPC™, Intel and High Performance RISC Microprocessors
- Output Frequency Configurable
- LQFP Packaging
- ±100ps Cycle-to-Cycle Jitter

The MPC9952 features three banks of individually configurable outputs. The banks contain 5 outputs, 4 outputs and 2 outputs. The internal divide circuitry allows for output frequency ratios of 1:1, 2:1, 3:1 and 3:2:1. The output frequency relationship is controlled by the fsel frequency control pins. The fsel pins as well as the other inputs are LVCMOS/LVTTL compatible inputs.

The MPC9952 uses external feedback to the PLL. This features allows for the use of the device as a "zero delay" buffer. Any of the eleven


outputs can be used as the feedback to <u>the PLL</u>. The VCO\_Sel pin allows for the choice of two VCO ranges to optimize PLL stability and jitter performance. The MR/OE pin allows the user to force the outputs into high impedance for board level test.

For system debug the PLL of the MPC9952 can be bypassed. When forced to a logic HIGH, the PLLEN input will route the signal on the RefClk input around the PLL directly to the internal dividers. Because the signal is routed through the dividers, it may take several transitions of the RefClk to affect a transition on the outputs. This features allows a designer to single step the design for debug purposes.

The outputs of the MPC9952 are LVCMOS outputs. The outputs are optimally designed to drive terminated transmission lines. For applications using series terminated transmission lines each MPC9952 output can drive two lines. This capability provides an effective fanout of 22, more than enough clocks for most clock tree designs. For more information on driving transmission lines consult the applications section of this data sheet.

## **MPC9952**

# LOW VOLTAGE PLL CLOCK DRIVER



PowerPC is a trademark of International Business Machines Corporation. Pentium is a trademark of Intel Corporation.



PLL\_En -REFCLK -PHASE VCO - Qa0 200-480MHz **DETECTOR** Qa1 FBin -Qa2 LPF Qa3 VCO\_Sel (Int Pull Down) Qa4 fsela Qb0 Qb1 Qb2 fselb (Int Pull Down) Qb3 Qc0 ÷2/÷4 fselc (Int Pull Down) Qc1 (Int Pull Down) MR/OE

Figure 1. MPC9952 Logic Diagram




Figure 2. 32-Lead Pinout (Top View)

#### **FUNCTION TABLES**

fsela	Qan	fselb	Qbn	fselc	Qcn
0	÷4	0	÷4	0	÷2
1	÷6	1	÷2		÷4

Control Pin	Logic '0'	Logic '1'	
VCO_Sel	fVCO	fVCO/2	
MR/OE	Output Enable	High Z	
PLL_En	Enable PLL	Disable PLL	

Pin Name	Description			
VCCA	PLL Power Supply			
VCCO	Output Buffer Power Supply			
VCCI	Internal Core Logic Power Supply			
GNDI	Internal Ground			
GNDO	Output Buffer Ground			

#### **ABSOLUTE MAXIMUM RATINGS\***

Symbol	Parameter	Min	Max	Unit
Vcc	Supply Voltage	-0.3	4.6	V
VI	Input Voltage	-0.3	V <sub>CC</sub> + 0.3	V
I <sub>IN</sub>	Input Current		±20	mA
T <sub>Stor</sub>	Storage Temperature Range	-40	125	°C

<sup>\*</sup> Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

#### THERMAL CHARACTERISTICS

Proper thermal management is critical for reliable system operation. This is especially true for high fanout and high drive capability products. Generic thermal information is available for the Motorola Clock Driver products. The means of calculating die power, the corresponding die temperature and the relationship to longterm reliability is addressed in the Motorola application note AN1545.

#### DC CHARACTERISTICS ( $T_A = 0^{\circ}$ to $70^{\circ}$ C, $V_{CCO} = V_{CCI} = V_{CCA} = 3.3 V \pm 5\%$ )

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
VIH	Input HIGH Voltage	2.0		3.6	V	
V <sub>IL</sub>	Input LOW Voltage			0.8	V	
Voн	Output HIGH Voltage	2.4			V	I <sub>OH</sub> = -20mA (Note 1.)
V <sub>OL</sub>	Output LOW Voltage			0.5	V	I <sub>OL</sub> = 20mA (Note 1.)
I <sub>IN</sub>	Input Current			±120	μА	Note 2.
C <sub>IN</sub>	Input Capacitance		2.7	4.0	pF	
C <sub>pd</sub>	Power Dissipation Capacitance		25		pF	
Icc	Maximum Quiescent Supply Current			160	mA	Total ICC Static Current
ICCA	PLL Supply Current		15	20	mA	

<sup>1.</sup> The MPC9952 outputs can drive series or parallel terminated  $50\Omega$  (or  $50\Omega$  to  $V_{CCO}/2$ ) transmission lines on the incident edge (see Applications Info section).

#### PLL INPUT REFERENCE CHARACTERISTICS ( $T_A = 0 \text{ to } 70^{\circ}\text{C}$ )

Symbol	Characteristic	Min	Max	Unit	Condition
t <sub>r</sub> , t <sub>f</sub>	TCLK Input Rise/Falls		3.0	ns	
fref	Reference Input Frequency		100	MHz	Note 3.
frefDC	Reference Input Duty Cycle	25	75	%	

<sup>3.</sup> Maximum and minimum input reference is limited by the VCO lock range and the feedback divider.

<sup>2.</sup> Inputs have pull-up, pull-down resistors which affect input current.

AC CHARACTERISTICS (	$(T_{\Lambda} = 0^{\circ} \text{ to } 70^{\circ}\text{C}.$	$V_{CC} = 3.3V + 5\%$
AO OHANAO I ENIOTHOO (	( I A - 0 10 I O O,	V( .( . — O.O V — O/O/

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time (Note 4.)	0.10		1.0	ns	0.8 to 2.0V
<sup>t</sup> pw	Output Pulse Width (Note 4.)	tCYCLE/2 -750	tCYCLE/2 ±500	tCYCLE/2 +750	ps	
t <sub>os</sub>	Output-to-Output Skew Excluding Qa0 (Note 4.) All Outputs All Outputs			350 450 550	ps	Same Frequencies Same Frequencies Different Frequencies
fvco	PLL VCO Lock Range	200		480	MHz	Note 6.
f <sub>max</sub>	Maximum Output Frequency Qc,Qb (÷2) Qa,Qb,Qc (÷4) Qa (÷6)	180 120 80			MHz	Note 4.
t <sub>pd</sub>	REFCLK to FBIN Delay	-200	0	200	ps	Notes 4., 5.
tPLZ, tPHZ	Output Disable Time	2		8	ns	Note 4.
t <sub>PZL</sub> , t <sub>PLH</sub>	Output Enable Time	2		10	ns	Note 4.
<sup>t</sup> jit(cc)	Cycle-to-Cycle Jitter		±100		ps	
<sup>t</sup> lock	Maximum PLL Lock Time			10	ms	

- Termination of  $50\Omega$  to  $V_{CCO}/2$ .
- $t_{\mbox{\footnotesize pd}} \mbox{is specified for 50MHz input ref, the window will shrink/grow proportionally from the minimum limit with shorter/longer input reference periods.}$ The t<sub>od</sub> does not include jitter.
- The PLL may be unstable with a divide by 2 feedback ratio.

#### APPLICATIONS INFORMATION

#### **Driving Transmission Lines**

The MPC9952 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of approximately  $7\Omega$  the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to application note AN1091.




Figure 3. Single versus Dual Transmission Lines

In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel

technique terminates the signal at the end of the line with a  $50\Omega$  resistance to  $V_{CCO}/2$ . This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9952 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 3 illustrates an output driving a single series terminated line vs two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9952 clock driver is effectively doubled due to its capability to drive multiple lines.

The waveform plots of Figure 4 show the simulation results of an output driving a single line vs two lines. In both cases the drive capability of the MPC9952 output buffers is more than sufficient to drive  $50\Omega$  transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9952. The output waveform in Figure 4 shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the  $43\Omega$  series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$VL = VS (Zo / Rs + Ro + Zo) = 3.0 (25/53.5) = 1.40V$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.8V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).




Figure 4. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 5 should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 5. Optimized Dual Line Termination

### **Power Supply Filtering**

The MPC9952 is a mixed analog/digital product and as such it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. The MPC9952 provides separate power supplies for the output buffers ( $V_{\rm CCO}$ ) and the internal PLL ( $V_{\rm CCA}$ ) of the device. The purpose of this design

technique is to try and isolate the high switching noise digital outputs from the relatively sensitive internal analog phase–locked loop. In a controlled environment such as an evaluation board this level of isolation is sufficient. However, in a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simplest form of isolation is a power supply filter on the VCCA pin for the MPC9952.






Figure 6. Power Supply Filter

Figure 6 illustrates a typical power supply filter scheme. The MPC9952 is most susceptible to noise with spectral content in the 1KHz to 1MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the VCC supply and the VCCA pin of the MPC9952. From the data sheet the IVCCA current (the current sourced through the VCCA pin) is typically 15mA (20mA maximum), assuming that a minimum of 3.3V - 5% must be maintained on the VCCA pin very little DC voltage drop can be tolerated when a 3.3V VCC supply is used. The resistor shown in Figure 6 must have a resistance of 5–15 $\Omega$ to meet the voltage drop criteria. The RC filter pictured will provide a broadband filter with approximately 100:1 attenuation for noise whose spectral content is above 20KHz. As the noise frequency crosses the series resonant point of an individual capacitor it's overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL.

Although the MPC9952 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

#### **OUTLINE DIMENSIONS**





#### NOTES:

- IOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

- 2. CONTROLLING DIMENSION: MILLIMETER.
  3. DATUM PLAME AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
  4. DATUMS T., U., AND Z. TO BE DETERMINED AT DATUM PLANE AB-.
  5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE AC-.
  6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE ABR.
- DO INCLUDE MIDDLO MISMAICH AND ARE DETERMINED AT DATUM PLANE AB-.
  DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.520 (0.020).
- 8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076 (0.0003).
- EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	7.000	) BSC	0.276 BSC		
A1	3.500	) BSC	0.138	BSC	
В	7.000	) BSC	0.276	BSC	
B1	3.500	BSC	0.138	BSC	
С	1.400	1.600	0.055	0.063	
D	0.300	0.450	0.012	0.018	
E	1.350	1.450	0.053	0.057	
F	0.300	0.400	0.012	0.016	
G	0.800	BSC	0.031	BSC	
Н	0.050	0.150	0.002	0.006	
J	0.090	0.200	0.004	0.008	
K	0.500	0.700	0.020	0.028	
M	12°	REF	12° REF		
N	0.090	0.160	0.004	0.006	
P	0.400	BSC	0.016 BSC		
Q	1°	5°	1°	5°	
R	0.150	0.250	0.006	0.010	
S	9.000	BSC	0.354 BSC		
S1	4.500	4.500 BSC		0.177 BSC	
V	9.000	9.000 BSC		BSC	
V1	4.500	BSC	0.177 BSC		
W	0.200	REF	0.008 REF		
Х	1.000	REF	0.039 REF		

## **NOTES**

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

#### How to reach us:

**USA/EUROPE/Locations Not Listed**: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

Technical Information Center: 1–800–521–6274

**JAPAN**: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569

**ASIA/PACIFIC**: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334

HOME PAGE: http://www.motorola.com/semiconductors/



MPC9952/D