# Si9933ADY

# Dual P-Channel PowerTrench<sup>o</sup> MOSFET

## **General Description**


This P-Channel MOSFET is a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It has been optimized for power management applications with a wide range of gate drive voltage (2.5V - 12V).


# Applications

- Load switch
- Motor drive
- DC/DC conversion
- Power management

# Features

- Extended  $V_{GSS}$  range (±12V) for battery applications
- Low gate charge
- + High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- High power and current handling capability






# Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V <sub>DSS</sub>	Drain-Source	ce Voltage		-20		
V <sub>GSS</sub>	Gate-Sourc	e Voltage		±12		
b	Drain Curre	nt – Continuous	(Note 1a)	-3.4	A	
		– Pulsed		-16		
PD	Power Dissipation for Dual Operation			2	W	
	Power Dissipation for Single Operation (Note 1a)			1.6		
			(Note 1b)	1		
			(Note 1c)	0.9		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		erature Range	-55 to +175		
	al Charac				1	
R <sub>0JA</sub>	Thermal Re	sistance, Junction-to-Ambie	ent (Note 1a)	78	°C/W	
R <sub>0JC</sub>	Thermal Resistance, Junction-to-Case (Note 1)			40 °C/		
Packag	e Markin	g and Ordering In	formation			
Device Marking		Device	Reel Size	Tape width	Quantity	
9933A						

© 2001 Fairchild Semiconductor International

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	racteristics					1
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V, I_D = -250 \mu A$	-20			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		-12		mV/ºC
DSS	Zero Gate Voltage Drain Current	$V_{DS} = -16 V$ , $V_{GS} = 0 V$			-1	μΑ
GSSF	Gate-Body Leakage, Forward	$V_{GS} = -12 \text{ V},  V_{DS} = 0 \text{ V}$			-100	nA
GSSR	Gate-Body Leakage, Reverse	$V_{GS} = 12 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
On Char	racteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{CS}, I_D = -250 \mu\text{A}$	-0.8	-1.0	-1.5	V
<u>ΔVGStth</u> ) ΔTJ	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$ , Referenced to 25°C		3		mV/ºC
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = -4.5 V$ , $l_D = -3.2 A$ $V_{GS} = -3.0 V$ , $l_D = -2.0 A$ $V_{GS} = -2.7 V$ , $l_D = -1.0 A$		44 64 72	75 105 115	mΩ
D(on)	On–State Drain Current	$ \begin{array}{ll} V_{GS} = -2.7 \ V, & I_D = -1.0 \ A \\ V_{GS} = -4.5 \ V, & V_{DS} = -5 \ V \end{array} $	-16			A
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = -9 V$ , $I_D = -3.4 A$		8		S
Dynami	c Characteristics					
C <sub>iss</sub>	Input Capacitance	N 10 Y N 0 Y		825		pF
Coss	Output Capacitance	$V_{DS} = -10 V$ , $V_{GS} = 0 V$ ,		420		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1.0 MHz		150		pF
Switchir	ng Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = -6 V, \qquad I_D = -1 A,$		16	40	ns
tr	Turn–On Rise Time	$V_{GS} = -4.5 \text{ V},  R_{GEN} = 6 \Omega$		46	80	ns
t <sub>d(off)</sub>	Turn–Off Delay Time	1		40	70	ns
t <sub>f</sub>	Turn–Off Fall Time	1		25	40	ns
Qg	Total Gate Charge	$V_{DS} = -6 V$ , $I_D = -3.2 A$ ,		10	20	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -4.5 V$		2.1		nC
Q <sub>gd</sub>	Gate–Drain Charge			3.3		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain-Source			-2.0	А	
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V, I_S = -2.0 A$ (Note 2)		-0.7	1.2	V
the drain pins.	m of the junction-to-case and case-to-ambient ther . $R_{_{\rm RJC}}$ is guaranteed by design while $R_{_{\rm RCA}}$ is deterr $\gamma \in \mathcal{N}$		s defined a	as the solde	er mounting	surface of
		<b>ሚ</b> ዋ <b>9</b> ፍ	<b>ዲ</b> ዋ ም ፍ			



Si9933ADY

Si9933ADY Rev A(W)

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DOME™ E<sup>2</sup>CMOS<sup>™</sup> EnSigna™ FACT™ FACT Quiet Series<sup>™</sup> FAST<sup>®</sup>

FASTr™ GlobalOptoisolator™ GTO™ HiSeC™ **ISOPLANAR™** MICROWIRE™ OPTOLOGIC™ **OPTOPLANAR™** PACMAN™ POP™

PowerTrench<sup>®</sup> QFET™ QS™ QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER® SMART START™ SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8

SyncFET™ TinyLogic™ UHC™ VCX™

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

**Definition of Terms** 

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		
	1	Rev G		